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MULTI-LAYER GATE DIELECTRIC 
FIELD-EFFECT TRANSISTOR AND 
MANUFACTURING PROCESS THEREOF 
STATEMENT OF GOVERNMENT LICENSE 
RIGHTS 
The inventors received partial funding support through the 
STC Program of the National Science Foundation under 
Agreement Number DMR-0120967 and the Office of Naval 
Research through Contract Award Number N00014-04-1-
0120. The Federal Government has certain license rights in 
this invention. 
BACKGROUND 
1. Field of the Invention 
The present invention relates to a field-effect transistor, a 
manufacturing process thereof and a circuit comprising a 
plurality of such transistors. 
2. Description of the Related Art 
Over the last several years, organic and mixed transition 
metal oxide semiconductor channel based field-effect transis-
tors (FETs) have been extensively studied because they can 
potentially lead to low-end consumer electronic applications 
that can be produced at a very low cost on large areas, and on 
flexible or free-form substrates. 
Two critical aspects for the realization of these technolo-
gies relate to: 1) the environmental and electrical stability of 
FETs; and 2) to its low voltage operation. The most common 
sign of device degradation manifests itself as a threshold 
voltage shift upon prolonged gate bias stress. Other changes 
that could arise under bias stress are an increase in the sub-
threshold slope, reductions of the field-effect mobility, an 
increase in the OFF current and/or hysteresis between subse-
quent measurements. 
Emerging FET technologies such as those based on organic 
or transition metal oxide semiconductors suffer from electri-
2 
SUMMARY OF THE INVENTION 
The object of the invention is to provide a FET having high 
electrical stability that at the same time can operate at low 
voltages. More in particular the object of the invention is to 
provide a FET with an improved performance under continu-
ous bias stress. 
According to an embodiment of the invention there is pro-
vided a field-effect transistor comprising a gate, a source and 
10 a drain. A semiconductor layer extends between said source 
and said drain, and there is provided a gate insulator between 
the gate and the semiconductor layer. The gate insulator com-
prises a first layer and a second layer. The first layer has a first 
dielectric constant and a first thickness and touches the semi-
15 conductor layer along an interface. The interface comprises a 
plurality of traps causing a first effect on a current between the 
drain and the source over time under continuous bias stress. 
The second layer has a second dielectric constant and a sec-
ond thickness and the second dielectric constant is higher 
20 than the first dielectric constant. The second layer is arranged 
such that said second dielectric constant increases over time 
under continuous bias stress causing a second effect on the 
current between the drain and the source over time under 
continuous bias stress. The first and second thickness and the 
25 first and second dielectric constant are such that said first 
effect compensates at least partly said second effect. 
Applying a continuous bias stress means that a drain volt-
age and gate voltage corresponding to the normal operation of 
a FET are applied for a long period of time (e.g. one hour). For 
30 example for a typical DC bias stress test, the drain and gate 
voltage could be equal and a couple of volts higher than the 
threshold voltage of the FET. 
According to an embodiment of the invention said first 
effect on the current between the drain and the source over 
35 time under continuous bias stress consists in an increase of the 
current over time while said second effect on the current 
between the drain and the source over time under continuous 
bias stress consists in a decrease of this current. The first and 
second thickness and the first and second dielectric constant 
are such that the increase over time compensates at least 
cal instabilities but offer some advantages over Si-based tech-
nologies in that they can be processed at lower temperatures 
and potentially at a lower cost. In the literature, several routes 
have been taken to improve the stability ofFETs and can be 
summarized as follows: 1) passivation of gate dielectric/ 
semiconductor interface 2) variation of gate dielectric mate-
rials; 3) annealing at high temperatures; 4) variation of source 
and drain metal electrodes. Among the wide variety of mate-
rials used as gate dielectric, fluoropolymers, such as CYTOP, 45 
have shown potential to produce interfaces with organic semi-
conductors with very low trap densities. W003/052841 in the 
name of Avecia Ltd (hereby incorporated by reference in its 
entirety) discloses a process of manufacturing such organic 
field-effect transistors, where CYTOP has been used in com-
bination with one or more further insulator layers. However, 
polymers have typically a very low dielectric constant. The 
latter in conjunction with a large thickness required to avoid 
large leakage currents, results in a low capacitance density. 
On the other hand, gate dielectrics with high capacitance can 
40 partly the decrease over time. In that way the variation of the 
current between the drain and the source over time under 
continuous bias stress remains within a limited range. Pref-
erably said variation is less than three percent of the initial 
current when applying a continuous bias for 1 hour. 
According to an embodiment of the invention the variation 
of the current between the drain and the source under con-
tinuous bias stress (wherein the drain and gate voltage with 
respect to the source voltage are at least 0.5V above the 
threshold voltage, i.e. IV GI, IV n1>1V,hl+0.5V) for 1 hour is 
50 less than 5 percent, preferably less than 3 percent. More 
preferably this variation is less than 5 percent, preferably less 
than 3 percent, for 2 hours. 
According to an embodiment of the invention the first and 
second thickness and the first and second dielectric constant 
55 are such that the variation of the current between the source 
and the drain normalized to the initial current at the end of a 
DC bias test of one hour (wherein the drain and gate voltage 
with respect to the source voltage are at least 0.5V above the 
threshold voltage, i.e. IV GI, IV n1>1V,hl+0.5V) is less than 
be achieved through the use of inorganic high-k dielectric 
materials. However, in general the performance of the known 
devices with a multi-layer dielectric in bias stress tests is 
unacceptable for many applications. 
D. K. Hwang et al., "Top-Gate Organic Field-Effect Tran-
sistors with High Environmental and Operational Stability," 
Adv. Mater. 23, 1293-1298 (2011); D. K. Hwang et al., "Flex-
ible and stable solution-processed organic field-effect tran-
sistors," Organic Electronics, 12, 1108 (2011); and D. K. 
Hwang et al., "Hysteresis mechanisms of pentacene thin-film 
transistors with polymer/oxide bilayer gate dielectrics," Appl. 
Phys. Lett. 92, 013304 (2008) are hereby incorporated by 
reference in their entireties. 
60 0.03 per hour, preferably less than 0.015 per hour. 
According to a preferred embodiment of the invention the 
second layer comprises dipoles causing an increase of the 
second dielectric constant over time under continuous bias 
stress. In that way, by introducing dipoles in the second layer, 
65 the second effect can be influenced in order to obtain an 
optimal compensation of the first and second effect. In a 
further embodiment the dipoles produce a change of polar-
US 9,368,737 B2 
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interface. This typically leads to negligible hysteresis effects. 
In a top gate geometry such a bi-layer typically also acts as a 
barrier coating that can significantly reduce the diffusion of 
oxygen and moisture into the semiconductor layers, therefore 
ization which compensates for the threshold voltage shifts 
produced by trapping at the interface between the semicon-
ductor layer and the first layer. The second layer can e.g. be an 
organic layer in which dipolar molecules have been intro-
duced. 
According to a preferred embodiment the second dielectric 
layer is chosen such that it changes its polarizability as the 
device is exposed longer to a DC electrical bias, such that it 
compensates the changes in threshold voltage produced by 
trapping at the interface between the semiconductor layer and 
the first layer. 
5 improving the overall FET stability. The combined properties 
offered by this multilayer gate insulator can therefore be 
applied to a variety of semiconductor materials. Furthermore, 
this multilayer gate structure serves as an efficient protection 
layer when the FETs are subjected to extreme conditions such 
10 
as oxygen plasma, and immersion in water or common 
organic solvents, such as acetone. This will allow the use of a 
photolithography process to pattern the metal gate. 
It is noted that the field-effect transistorof the invention can 
be a top gate transistor or a bottom gate transistor. Further the 
transistor can be an n-channel, a p-channel or ambipolar 
transistor. 
According to another embodiment the field-effect transis-
15 
tor comprises a gate, a source, a drain, a semiconductor layer 
between said source and said drain and a gate insulator 
between said gate and said semiconductor layer. The gate 
insulator comprises a first layer adjoining said semiconductor 20 
layer; and a second layer. The first layer having a first thick-
ness is formed from an amorphous fluoropolymer having a 
first dielectric constant. The second layer has a second dielec-
tric constant and a second thickness. The first dielectric con-
stant is smaller than 3, and the first thickness being smaller 25 
than 200 nm. The second dielectric constant is higher than 5 
and the second thickness is smaller than 500 nm. In a pre-
ferred embodiment the second thickness is smaller than 300 
nm. In another embodiment, the second thickness is less than 
50nm. 30 
According to an embodiment the first layer is formed of a 
copolymer of fluorinated 1,3-dioxole and tetrafluoroethylene 
(TFE), having the formula: 
X:H,F, 
OCF3 
Y,Z:F,CF3, 
C2F5 
TFE 
An example thereof is a copolymer of 4,5-difluoro-2,2-bis 
(trifluoromethyl)-1,3-dioxole (PDD) and tetrafluoroethylene 
(TFE) such as TEFLON AF with X: F; Y, Z: CF3 and for 
example TEFLON AF 1600 (65% mo! PDD, Tg 160° C., 
permittivity 1.93) or AF 2400 (87% mo! PDD, Tg 240° C., 
permittivity 1.90). Another example is a copolymer of 2,2,4-
trifluoro-5-trifluoromethoxy-l ,3-dioxole (TTD) and tet-
rafluoroethylene (TFE), such as HYFLON AD withX: OCF 3 ; 
According to a preferred embodiment the first layer is 
formed from an amorphous fluoropolymer having a glass 
transition temperature above 80 degrees Celsius. According 
to a preferred embodiment the second layer is formed from an 
inorganic material. With such a gate insulator high capaci-
tance density and low leakage currents can be achieved by 
combining a fluoropolymer layer with an inorganic dielectric 
layer with a higher-k. Also, the interface between the fluo-
ropolymer and the semiconductor layer significantly reduces 
the interfacial trap density, reducing polar interactions at this 
35 Y, Z: F, and for example HYFLON AD40 ( 40% mo! in TDD, 
Tg 95° C.) or AD60 (60% mo! in TDD, Tg 125° C.). 
1,1,2,3,3,4,4-heptafluoro-4-
(1,2,2-trifluorovinyloxy)but-1-ene 
1,1,2,3,3,4,4,5 ,5 ,5-nonafluoro-4-(1,2,2-
trifluorovinyloxy)pent-1-ene 
1, 1,2,3 ,3 ,4,5 ,5 ,6, 6, 6-undecafluoro-4-
( l ,2,2-trifluorovinyloxy )hex-1-ene 
According to another embodiment the first layer is formed 
of an alternating copolymer of perfluorofuran (PFF) and tet-
rafluoroethylene (TFE); or a homo- or copolymer of per-
fluoro( 4-vinyloxyl)-1-alkenes, as shown in the formula 
below: 
X: F, CF3, C2F5 
US 9,368,737 B2 
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or a PFF derivative having the structure below: 
X:H,F, 
OCF3 
Y,Z:F, 
CF3, C2F5 
Suitable commercially available materials of this type can 
be found in the CYTOP class. An example is CYTOP grade 
CTL-809M supplied by Asahi Glass Corporation, Co. Ltd. 
According to a preferred embodiment, the inorganic mate-
rial of the second layer comprises any one of the following 
materials, or a combination thereof: Al2 0 3 , SiNx, Ti02 , HfD2 , 
Ta20 5 , Si02 , Y2 0 3 , Zr02 or any other suitable material. A 
particularly preferred material is Al2 0 3 . According to another 
embodiment the second layer is fabricated from an organic 
material, and for example any one of the following materials: 
polymers comprising a polymer matrix having a charge dis-
tribution with orientable and/or inducible dipoles or a poly-
mer matrix doped with molecules with permanent dipoles. 
The presence of such permanent or inducible dipoles will 
cause the dielectric constant of the second layer to vary over 
time under continuous bias stress as a consequence of a vary-
ing electric field over the second layer. Hence, by an appro-
priate choice of materials with dipole behavior for the second 
layer, the above mentioned second effect can be reached. 
According to a preferred embodiment the second layer is 
deposited by any one of the following techniques: atomic 
layer deposition (ALD), electron beam deposition, RF-sput-
tering, chemical vapor deposition (CVD or PECVD), pulsed-
layer deposition (PLD), spin-coating, printing, lamination, 
doctor-blading or any other known suitable method. A par-
ticularly preferred technique is atomic layer deposition 
(ALD). Al2 0 3 has a high relative dielectric constant andALD 
makes it possible to deposit a very thin layer thereof. In that 
way a device can be obtained with a sufficiently high capaci-
tance density allowing low voltage operation. 
6 
coating material such as an amorphous fluoropolymer which 
functions as a passivation layer for the underlying inorganic 
dielectric layer. The thickness of the third layer is preferably 
less than 100 nm, more preferably less than 50 nm, and most 
preferably less than 25 nm. For very specific applications, it is 
possible to use more than three layers, but usually it is pre-
ferred to limit the thickness of the gate insulator. 
According to a preferred embodiment the semiconductor 
layer is an organic semiconductor layer, wherein the material 
10 of the first layer is soluble in an orthogonal solvent. Solvent 
orthogonality between fluoropolymers and commonly used 
organic semiconducting layers makes it possible to spin coat 
on top of the organic channel layer in case of a top gate 
geometry. According to a preferred embodiment the semicon-
15 ductor layer is an organic semiconductor layer selected from 
any one of the following materials: a pentacene layer, a blend 
of triisopropylsilylethynyl (TIPS)-pentacene in polytriary-
lamine (PTAA), or a blend of 5,11-Bis(triethylsilylethynyl) 
anthradithiophene ( diF-TESADT) in PTAA. According to 
20 another embodiment the semiconductor layer is an inorganic 
semiconductor layer, such as a transition metal oxide. 
According to a preferred embodiment the second relative 
dielectric constant is higher than 5, preferably higher than 7. 
The invention further relates to a circuit, e.g. a backplane 
25 circuit for a display, an inverter circuit, a ring oscillator, a 
logic gate, etc, comprising a plurality of field effect transistors 
according to any one of the embodiments disclosed above. 
A further embodiment of the invention provides a process 
for manufacturing a top gate field-effect transistor compris-
30 ing providing a source, a drain, a gate, a semiconductor layer 
between the source and the drain, and a gate insulator 
between said gate and said semiconductor layer. The provid-
ing of the gate insulator comprises depositing a first layer 
having a first dielectric constant and a first thickness. The first 
35 layer defines an interface with the semiconductor layer. The 
depositing of the first layer and the providing of the semicon-
ductor layer is such that the interface comprises a plurality of 
traps causing a first effect on the drain source current over 
time under continuous bias stress. The providing of the gate 
40 insulator also comprises depositing a second layer having a 
second dielectric constant and a second thickness, said sec-
ond dielectric constant being higher than said first dielectric 
constant and said second dielectric constant increasing over 
time under continuous bias stress causing a second effect on 
45 the drain source current over time under continuous bias 
stress. The first and second thickness and said first and second According to a preferred embodiment the thickness of the 
first layer is less than 200 nm, preferably less than 100 nm, 
and more preferably less than 50 nm. According to a preferred 
embodiment the thickness of the second layer is less than 500 
nm, preferably less than 100 nm, and more preferably less 50 
than 50 nm. Typically, it is preferred to have a small thickness, 
however guaranteeing a sufficiently low leakage current and 
dielectric constant are chosen in such a way that the first effect 
compensates at least partly the second effect. 
According to a preferred embodiment of the process, the 
source and drain are patterned on a glass substrate and the 
semiconductor layer is deposited on said glass substrate bury-
ing the source and the drain. 
an improved stability under continuous bias stress. More in 
particular the choice of the thickness will typically depend on 
the interplay between the first and second thickness, and the 55 
first and second dielectric constant and on the threshold volt-
According to a preferred embodiment of the process, the 
gate insulator is provided on top of a substrate and the semi-
conductor layer is deposited on top of the gate insulator. 
According to a preferred embodiment of the process, the 
first layer is deposited by spin coating using a fluoro-solvent 
in combination with an amorphous fluoropolymer. 
age shift in function of time under continuous bias stress that 
is produced at the interface between the first layer and the 
semiconductor layer. 
According to a preferred embodiment the gate insulator is 
a bi-layer consisting of the first and second layer. 
According to a preferred embodiment of the process, the 
60 second layer is deposited by atomic layer deposition (ALD). 
According to a preferred embodiment the gate insulator 
further comprises a third layer between the second layer and 
the gate. In a bottom-gate FET, this third layer will typically 
be deposited on top of the semiconductor layer to protect it 65 
from air. Such a third layer can further improve the barrier 
properties. The third layer can be formed from any barrier 
According to a preferred embodiment of the process, the 
providing of the gate insulator further comprises depositing a 
third layer of an amorphous fluoropolymer on top of said 
second layer. 
In another embodiment, a composition is provided com-
prising at least one electron transport semiconductor and at 
least one polymer matrix. In one embodiment, the electron 
US 9,368,737 B2 
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transport organic semiconductor has a molecular weight of 
about 1,000 or less. In one embodiment, the polymer is a hole 
transporting material. In one embodiment, the polymer com-
prises an arylamine. In one embodiment, the polymer is an 
optionally substituted polystyrene, such as poly(a-methyl 5 
styrene). The amount of polymer can be, for example 10 wt. 
FIGS. lOA and lOB show a sampling of the transfer curves 
measured in a CYTOP (40 nm)/Al20 3 (50 nm) OPET during 
multiple continuous scans from the "off' to the "on" region, 
before and after air exposure. 
FIGS. llA, llB and llC shows the temporal evolution of 
the Ins measured in different OFETs normalized to the initial 
value before air exposure, after air exposure for 31 days and 
after air exposure for 31 days and 0 2 plasma for 5 minutes, 
respectively; FIG. llD shows a transfer and output charac-
% to 90 wt. %, and the amount of semiconductor can be, for 
example, 10 wt. % to 90 wt. %. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIGS. lA and lB are schematic section views of a top gate 
field-effect transistor (FET) and of a bottom gate FET, respec-
10 teristics before and after DC bias stress for the device of FIG. 
4A; and FIG. llE shows the temporal evolution of the Ins 
over 24 h of electrical bias stress measured in an OPET with 
a CYTOP ( 40 nm)/Al20 3 (50 nm) film under various condi-
tively, according to a first embodiment of the invention. 
15 FIG. 2 is a schematic section view of a FET according to a 
second embodiment of the invention. 
tions. 
FIGS. 12A and 12B show the transfer and output charac-
teristics of amorphous InGaZnO FETs with the CYTOP/ 
Al2 0 3 bi-layer after multiple scans of the transfer character-
istic and after a constant DC bias stress for 18 hour, 
respectively. 
FIG. 3 illustrate the first, second, and third effects influ-
encing the drain current under continuous bias stress in an 
embodiment of a FET according to the invention; 20 FIGS. 13A-13B show the transfer and output characteris-
tics, measured from pristine devices under a nitrogen atmo-
sphere, ofOFETs (W/L=2550 µm/180 µm) using a CYTOP 
(40 nm)/Al20 3 (50 nm) gate dielectric and a plastic (PES) 
substrate. 
FIG. 14A shows the temporal evolution of the Ins during 
DC bias stress measured in OFETs (W/L=2550 µm/180 µm) 
using a CYTOP ( 40 nm)/Al2 0 3 (50 nm) gate dielectric and a 
plastic (PES) substrate, normalized to the initial value. FIGS. 
14B and 14C show the transfer and output characteristics of 
FIG. 4A shows a section view of a field-effect transistor 
with a CYTOP/Al20 3 dielectric; FIG. 4B shows a section 
view of a TIPS-pentacene and Poly (triarylamine) (PTAA) 
blend channel basedOFETwithaCYTOP/Al20 3 bi-layer( 40 
nm CYTOP; 50 nm Al20 3 ) using a glass substrate; FIG. 4C 25 
shows a section view of a TIPS-pentacene and PTAA blend 
channel based OPET with a CYTOP/Al2 0 3 bi-layer using a 
plastic substrate; FIG. 4D shows a section view of a TIPS-
pentacene and PTAA blend channel based OPET with 
CYTOP/Al20 3 bi-layer(45nmCYTOP; 50nmA120 3 ); FIG. 30 the plastic substrate OPET after being subjected to the DC bias stress. 4E shows a section view of a diF-TESADT and PTAA blend 
channel based OPET with a CYTOP/Al2 0 3 bi-layer (45 nm 
CYTOP; 50 nm Al2 0 3 ); FIG. 4F shows a section view of a 
TIPS-pentacene and Poly PTAA blend channel based OPET 
with a CYTOP/Al20 3 /CYTOP tri-layer (20 nm CYTOP; 50 
nmA12 0 3 ; 20 nm CYTOP); FIG. 4G shows a section view of 
a Pentacene and InGaZnO based inverters; and FIG. 4H 
shows a section view of a Polyera Activink N2200 based 
OFETwithaCYTOP/Al20 3 bi-layer(45 nmCYTOP; 50nm 
Al20 3 ) and evaporated Ag source/drain electrodes. 
FIG. 5 illustrates the ratio of the drain current Ins with 
respect to the initial drain current Inso in function of the time 
under continuous bias stress in the OPET of FIG. 4A forthree 
different CYTOP layer thicknesses. 
FIGS. 6A and 6B illustrate the influence of the CYTOP 
layer thickness tcYroP and of the Al2 0 3 dielectric constant 
kA1203 on the voltage V cYroP over the CYTOP layer and on 
the voltage V Az203 over the Al2 0 3 layer. 
FIGS. 7A and 7B show the capacitance density-electric 
field (C-E) and current density-electric field (J-E) character-
istics ofA12 0 3 (lOOnm), CYTOP (780nm), andCYTOP (40 
nm)/Al2 0 3 (50 nm) films, respectively. 
FIGS. SA and SB show the transfer and output character-
istics, measured for an OPET (W /L=2550 µm/180 µm) using 
a CYTOP (40 nm)/Al2 0 3 (50 nm) gate dielectric, respec-
tively. 
FIGS. 15A and 15B show the transfer and output charac-
teristics ofOFETs (W/L=2550 µm/180 µm) using a CYTOP 
(40 nm)/Al20 3 (50 nm) gate dielectric and a plastic (PES) 
35 substrate initially, after 4 months in air, and after bending for 
30 minutes (tensile stress). FIG.15C shows the bending appa-
ratus used to bend the plastic substrate OPET. FIG. 15D 
shows the voltage transfer characteristics of a resistive-load 
inverters with the plastic substrate OPET initially, after 2 
40 hours of DC bias stress, after 4 months in air, and after 
bending for 30 minutes (tensile stress). 
FIG. 16A-16C illustrate 0 2 and H20 effects on threshold 
voltage shift in the transfer characteristics ofOFETs (FIGS. 
16A and 16B) and the variation of drain current under con-
45 stant de bias stress (FIG. 16C) 
FIG. 17 illustrates an exposure sequence showing the con-
ditions to which sets of OFETs were exposed to determine 
their environmental stability. 
FIGS. lSA-lSC show the capacitance C,n(nF/cm2 ), mobil-
50 ity µ(cm2Ns), and threshold voltage V,h(V) for each stage of 
the exposure sequence of FIG. 17. 
FIGS. 19A and 19B show the variation in capacitance for 
frequencies ranging from 20 Hz to 1 million Hz, for the 
CYTOP/Al20 3 bi-layer OPET (45 nm CYTOP; 50 nm 
55 Al2 0 3 ) (FIG. 19A) and the CYTOP/Al2 0 3/CYTOP tri-layer 
OPET (20 nm CYTOP; 50 nmA120 3 ; 20 nm CYTOP) (FIG. 
19B), at each stage of the exposure sequence of FIG. 17. 
FIGS. 20A and 20B show the transfer characteristics and 
temporal evolution of the Ins during DC bias for a TIPS-
60 pentacene and PTAA blend channel based OPET with a 
CYTOP/Al20 3 bi-layer(45 nmCYTOP; 50nmA12 0 3 ), after 
each stage of the exposure sequence of FIG. 17. 
FIG. 9A shows a table that summarizes the different con-
ditions of environmental exposure and electrical stress to 
which sets ofOFETs were subjected; FIGS. 9B and 9C show 
the variations of the mobility and the threshold voltage V,h in 
time, respectively, for OFETs withA12 0 3 (100 nm), CYTOP 
(780 nm), and CYTOP (40 nm)/Al2 0 3 (50 nm) films; and 
FIG. 9D shows the variations of the mobility and the thresh- 65 
old voltage V,h For an OPET with a CYTOP (40 nm)/Al2 0 3 
(50 nm) film. 
FIGS. 21A and 21B show the transfer characteristics and 
temporal evolution of the Ins during DC bias for a diF-TE-
SADT and PTAA blend channel based OPET with a CYTOP/ 
Al2 0 3 bi-layer (45 nm CYTOP; 50 nm Al20 3 ), after each 
stage of the exposure sequence of FIG. 17. 
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FIGS. 22A and 22B show the transfer characteristics and 
temporal evolution of the Ins during DC bias for a TIPS-
pentacene and PTAA blend channel based OPET with a 
CYTOP/Al20 3 /CYTOP tri-layer (20 nm CYTOP; 50 nm 
Al20 3 ; 20 nm CYTOP), after each stage of the exposure 5 
sequence of FIG. 17. 
FIGS. 23A-23D show the capacitance and current density-
electric field (J-E) characteristics of capacitors with varying 
fluoropolymer bi-layers. 
FIGS. 24A and 24B show the transfer characteristic and 10 
output characteristics for a CYTOP ( 45 nm)/Al20 3 (50 nm) 
bi-layer OPET. FIGS. 24C and 24D show the transfer char-
acteristic and output characteristics for a Hyflon ( 45 nm)/ 
Al20 3 (50 nm) bi-layer OPET. FIGS. 24E and 24F show the 15 
transfer characteristic and output characteristics for a Teflon 
( 45 nm)/Al2 0 3 (50 nm) bi-layer OPET. FIGS. 24G and 24H 
show the transfer characteristic and output characteristics for 
a CYTOP (20 nm)/Al20 3 (50 nm)/CYTOP (20 nm) tri-layer 
OPET. FIGS. 24I and 24J show the transfer characteristic and 20 
output characteristics for a CYTOP (45 nm)/S,Nx (50 nm) 
bi-layer OPET. FIGS. 24K and 24L show the transfer char-
acteristic and output characteristics for a Hyflon ( 45 nm)/S,Nx 
(50 nm) bi-layer OPET. FIGS. 24M and 24N show the trans-
fer characteristic and output characteristics for a Teflon ( 45 25 
nm)/S,Nx (50 nm) bi-layer OPET. FIGS. 240 and 24P show 
the transfer characteristic and output characteristics for a 
CYTOP (20 nm)/S,Nx (50 nm)/CYTOP (20 nm) tri-layer 
OPET. 
FI GS. 25A and 25B show the drain current Ins with respect 30 
to gate voltage V Gs for the pentacene and InGaZnO FETs of 
FIG. 4G after 500 consecutive sweeps. FIG. 25C shows the 
temporal evolution of the Ins measured in the pentacene and 
InGaZnO FETs, normalized to the initial value, under DC 35 
bias stress over 60 minutes. 
FIGS. 26A and 26B show the transfer characteristics and 
output characteristics of the pentacene FETs of FIG. 4G after 
various stress conditions. 
FIGS. 27A and 27B show the transfer characteristics and 40 
output characteristics of the InGaZnO FETs of FIG. 4G after 
various stress conditions. 
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CYTOP/Al20 3 bi-layer (45 nm CYTOP; 50 nm Al2 0 3 ) and 
Au bottom contact source/drain electrodes in p-mode opera-
tion. 
FIGS. 34A and 34B show the transfer characteristics and 
output characteristics of an LEH-III-085g based OPET with a 
CYTOP/Al20 3 bi-layer (45 nm CYTOP; 50 nm Al2 0 3 ) and 
Al bottom contact source/drain electrodes. 
FIGS. 35A and 35B show the transfer characteristics and 
output characteristics of an LEH-III-085g:PaMS based 
OFETwithaCYTOP/Al20 3 bi-layer(45nmCYTOP; 50nm 
Al2 0 3 ) and Ag bottom contact source/drain electrodes in 
n-mode operation. 
FIGS. 36A and 36B show the transfer characteristics and 
output characteristics of an LEH-III-085g:PaMS based 
OFETwithaCYTOP/Al20 3 bi-layer(45nmCYTOP; 50nm 
Al2 0 3 ) and Ag bottom contact source/drain electrodes in 
p-mode operation. 
FIGS. 37 A and 37B show the results of an ambient expo-
sure study on the LEH-III-119a based OFETwitha CYTOP/ 
Al2 0 3 bi-layer ( 45 nm CYTOP; 50 nmA12 0 3 ) and Au bottom 
contact source/drain electrodes. 
FIGS. 38A and 38B show the results of an ambient expo-
sure study on the LEH-III-119a/PaMS blend based OPET 
with a CYTOP/Al20 3 bi-layer ( 45 nm CYTOP; 50 nmA120 3 ) 
and Au bottom contact source/drain electrodes. 
FIGS. 39A and 39B show the transfer characteristics and 
output characteristics of a DRR-IV-209n based OPET with a 
CYTOP/Al20 3 bi-layer (45 nm CYTOP; 50 nmA12 0 3 ). 
DETAILED DESCRIPTION OF PREFERRED 
EMBODIMENTS 
FIG. lA illustrates a first embodiment of a top gate field-
effect transistor (FET) according to the invention. The illus-
trated FET embodiment comprises a substrate 101, a semi-
conductor layer 102, a source and a drain 109 buried or in 
contact with in the semiconductor layer, a gate insulator 103, 
104 on top of the semiconductor layer 102, and a gate 110 on 
top of the gate insulator. The gate insulator comprises a first 
layer 103 formed from a first material, e.g. an amorphous 
fluoropolymer and a second layer 104 formed from a second 
dielectric material, typically a high-k dielectric. The source 
and drain electrode 109 are typically patterned on the sub-
strate 101, and the layer of semiconductor material 102 is 
FIGS. 28A and 28B show the voltage transfer characteris-
tics and static gain of the inverter of FIG. 4G after various 
stress conditions. 
FIGS. 29A and 29B show the transfer characteristics and 
output characteristics of a Polyera Activink N2200 based 
OFETwithaCYTOP/Al20 3 bi-layer(45 nmCYTOP; 50nm 
Al20 3 ) and evaporated Au source/drain electrodes, as dis-
cussed in Example 12. 
45 deposited over the source and drain electrodes 109. Note that 
the top gate structure could be staggered (as illustrated in FIG. 
lA) or coplanar where the source and drain 109 touch the gate 
insulator layer 103. The top gate metal electrode 110 is typi-
cally patterned on the second layer 104. FIG. lB illustrates a 
FIGS. 30A and 30B show the transfer characteristics and 
output characteristics of a Polyera Activink N2200 based 
OFETwithaCYTOP/Al20 3 bi-layer(45 nmCYTOP; 50nm 
Al20 3 ) and evaporated Ag source/drain electrodes, as dis-
cussed in Example 13. 
FIGS. 31A and 31B show the transfer characteristics and 
output characteristics of a Polyera Activink N2200 based 
OFETwithaCYTOP/Al20 3 bi-layer(45 nmCYTOP; 50nm 
Al20 3 ) and printed Ag source/drain electrodes, as discussed 
in Example 14. 
FIGS. 32A and 32B show the transfer characteristics and 
output characteristics of an LEH-III-002a based OPET with a 
CYTOP/Al20 3 bi-layer (45 nm CYTOP; 50 nmA12 0 3 ) and 
Au bottom contact source/drain electrodes inn-mode opera-
tion. 
FIGS. 33A and 33B show the transfer characteristics and 
output characteristics of an LEH-III-002a based OPET with a 
50 similar embodiment for a bottom gate FET with a substrate 
101', a gate 110', a bi-layer gate dielectric 103',104', a semi-
conductor layer 102' and a drain and source 109'. 
The thickness of the first layer 103, 103' is preferably less 
than 200 nm, more preferably less than 100 nm, and most 
55 preferably less than 50 nm. Further, preferably the thickness 
of the second layer 104, 104' is less than 500 nm, more 
preferably less than 100 nm, and most preferably less than 50 
nm. 
The use of an amorphous fluoropolymer/high-k oxide bi-
layer combines the good chemical properties of amorphous 
60 fluoropolymer with the high film quality and large capaci-
tance density of high-k oxides. In addition, for the top gate 
geometry, this bi-layer gate dielectric also has better encap-
sulation properties against environmental exposure than a 
65 
single layer amorphous fluoropolymer. 
The material of the first layer can e.g. be any one of the 
following materials: a copolymer of fluorinated 1,3-dioxole 
and tetrafluoroethylene (TFE), such as a copolymer of 4,5-
US 9,368,737 B2 
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difluoro-2,2-bis(trifluoromethyl)-1,3-dioxole (PDD) and tet-
rafluoroethylene (TFE) or a copolymer of 2,2,4-trifluoro-5-
trifluoromethoxy-l ,3-dioxole (TTD) and tetrafluoroethylene 
(TFE); a copolymer of perfluorofuran (PFF) and tetrafluoro-
ethylene (TFE); a homo- or copolymer of perfluoro( 4-viny- 5 
loxyl)-1-alkenes. The first layer can e.g. be deposited from a 
formulation with the fluoropolymer and one or more fluoro-
solvents by any one of the following printing or coating 
techniques: spin coating, doctor blading, wire bar coating, 
spray or dip coating, inkjet printing, gravure printing, flexo 10 
printing, or any other known suitable method. 
The dielectric material of the second layer is preferably a 
high-k inorganic dielectric, and can e.g. be any one of the 
following materials: Al20 3 , SiNx, Ti02 , Hf02 , Ta20 5 , Si02 , 
Y2 0 3 , Zr02 , any other suitable materials. Alternatively the 15 
second layer can be formed from an organic material, and for 
example any one of the following materials: polymers com-
prising orientable and/or inducible dipoles or a polymer 
matrix doped with molecules with permanent dipoles. The 
second layer can e.g. be deposited by any one of the following 
techniques: atomic layer deposition (ALD), electron beam 20 
deposition, RF-sputtering or plasma-enhanced chemical 
vapor deposition, pulsed laser deposition (PLD), or any other 
known suitable technique. According to a preferred embodi-
ment the second layer is anA120 3 layer deposited by ALD. 
The semiconductor layer can be either an organic or an 25 
inorganic semiconductor layer. An example of an organic 
layer is a TIPS-pentacene and Poly (triarylamine) (PTAA) 
layer, a pentacene layer, a rubrene layer, a TIPS-pentacene 
and PCBMC60 layer. Such a layer may e.g. be applied by 
spin-coating or any suitable printing or coating technique, by 30 
physical vapor deposition, by organic vapor phase deposition, 
or any other known vacuum deposition method. An example 
of an inorganic layer is a transition metal oxide such as an 
InGaZnO, ZnO, InZnO, GaZnO, In20 3 , or any other know 
suitable semiconductor including amorphous silicon and 35 
poly-silicon. 
The substrate 101 is typically a rigid or flexible substrate 
such as rigid glass, flexible glass, Si wafer, PET, PES, PEN, 
Polyimide, metal foil substrates. 
Such a gate dielectric is intended to provide a change of 
polarizability under a continuous DC bias that compensates 40 
the change in the threshold voltage produced by trapping at 
the semiconductor layer 102, 102' or at the interface between 
the semiconductor layer and the first layer 103, 103', improv-
ing the electrical stability. This is illustrated in FIG. 3. The 
instability mechanisms that influence the drain source current 45 
in a FET with a bi-layer dielectric are amongst others: 
the interfacial (shallow or deep) traps at the interface 
between the semiconductor layer and the first layer; 
12 
is added above the second layer. The third layer 205 is pref-
erably formed of an amorphous fluoropolymer. Such a third 
layer forms a passivation layer for the underlying inorganic 
dielectric layer 204 which can lead to a better long term 
stability. The thickness of the third layer 205 is preferably less 
than 100 nm, more preferably less than 50 nm, and most 
preferably less than 25 nm. This thickness can be further 
optimized to further improve the above described compensa-
tion effect. Note however that it is usually preferred to keep 
the gate insulator as thin as possible, and the stability of the 
bi-layer gate insulator illustrated in FIG. lA will typically 
provide sufficient stability. 
EXAMPLE 1 
TIPS-Pentacene and Poly (Triarylamine) (PTAA) 
Blend Channel Based OPET with CYTOP/Al2 0 3 
Bi-Layer Using Glass Substrate ( 40 nm CYTOP; 50 
nmA12 0 3 ) 
OFETs with a bottom-contact and top-gate structure were 
fabricated on glass substrates (Corning 1737). Poly-4-vi-
nylphenol (PVP) buffer layers were prepared from 2 wt. % 
solutions ofPVP (Mw-20,000) and poly (melamine-co-form-
aldehyde), as a cross-linking agent, in propylene glycol 
monomethyl ether acetate (PGMEA), which were deposited 
by spin coating at 3000 rpm for 40 sec and subsequently 
cross-linked at 175° C. on a hot plate for 1 h in a N2 -filled 
glove box. Au (50 nm) bottom-contact source/drain elec-
trodes were deposited by thermal evaporation through a 
shadow mask. A self-assembled monolayer of pentafluo-
robenzenethiol (PFBT) was formed on the Au electrodes by 
immersion in a 10 mmol PFBT solution in ethanol for 15 min 
in a N2 -filled dry box, rinsing with pure ethanol, and drying. 
The TIPS-pentacene and PTAA blend solution was prepared 
as follows: TIPS-pentacene and PTAA were individually dis-
solved in 1,2,3,4-Tetrahydronaphthalene anhydrous, 99%, 
(Sigma Aldrich) for a concentration of30 mg/mL and the two 
individual solutions were mixed to yield a weight ratio of 1: 1. 
TIPS-pentacene and PTAA blend active layers were depos-
ited by spin coating at 500 rpm for 10 sec and at 2000 rpm for 
20 sec. Then, samples were dried at room temperature for 5 
min and annealed at 40° C. for 16 hand at 100° C. for 15 min 
ina N2 -filleddrybox. CYTOP (40nm)/Al2 0 3 (50nm) layers 
were used as top-gate dielectrics. CYTOP solution (CTL-
809M) was purchased from Asahi Glass with a concentration 
of 9 wt. %. To deposit the 40 nm-thick CYTOP layers, the 
original solution diluted with their solvents (CT-solv. 180) to 
have solution:solvent ratios of 1:3.5. The 40 nm-thick 
CYTOP layers were deposited by spin casting at 3000 rpm for 
60 sec. The CYTOP (40 nm) films were annealed at 100° C. gate charge injection at the interface between the gate 
electrode and the gate dielectric; 
dipole polarization or mobile impurity moving in the sec-
ond layer; 
the bulk traps inside the semiconductor layer. 
50 for 20 min. All spin coating and armealing processes were 
carried out in a N2 -filled dry box. Then, the Al20 3 dielectric 
films (50 nm) were deposited on top of the CYTOP layer 
using a Savannah 100 ALD system from Cambridge Nano-
The interfacial traps (first effect), gate charge injection 
(second effect), and dipole polarization (third effect) play a 55 
major role on the drain source current in function of time 
under continuous bias stress, see FIG. 3. The first effect 
causes a decrease of the current while the second and third 
effects cause an increase of the current. According to an 
embodiment of the invention the thicknesses t1 and t2 of the 
first and second layer and the dielectric constants kl and k2 60 
are chosen such that those effects at least partially compen-
sate each other, see the current curve drawn in a full line in 
FIG. 3. 
FIG. 2 illustrates a second embodiment of a FET according 
to the invention which is similar to the first embodiment (the 65 
elements 101-104, 109, 110 correspond with the elements 
201-204, 209, 210) with this difference that a third layer 205 
techinc. Films were grown at 110° C. using alternating expo-
sures oftrimethyl aluminum [Al(CH3 ) 3 ] and H2 0 vapor at a 
deposition rate ofapproximately 0.1 nm per cycle. Finally, Al 
(150 nm) gate electrodes were deposited by thermal evapo-
ration through a shadow mask. The resulting OPET is 
depicted in FIG. 4B. 
EXAMPLE2 
Pentacene Channel Based OPET 
The top gate pentacene OFETs were fabricated with a 
geometry incorporating a bottom source/drain electrodes. Au 
(80 nm) bottom contact source/drain electrodes were depos-
ited by electron-beam (e-beam) at room temperature on a 
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glass substrate through a shadow mask. A pentacene active 
layer (50 nm) was then deposited by thermal evaporation at 
room temperature through a shadow mask. CYTOP (40 nm)/ 
Al20 3 (50 nm) layers were used as a top gate dielectric. 
CYTOP (40 nm) layers were coated by spin casting at 3000 5 
rpm for 60 seconds. The CYTOP films were annealed at 100° 
Although the examples above relate to top gate FETs, the 
skilled person will understand that bottom gate FETs can be 
fabricated in a more or less similar way. 
EXAMPLE 7 
C. for 20 min. Al2 0 3 dielectric films were grown at 110° C. 
using alternating exposures of trimethyl aluminum [Al 
(CH3 ) 3 ] and H2 0 vapor at a deposition rate of approximately 
0.1 nm per cycle. Then, Al electrode was sequentially depos-
ited by e-beam to form the gate electrode. 
EXAMPLE3 
InGaZnO Channel Based Oxide FET 
The top gate amorphous InGaZnO FET was fabricated 
with a geometry incorporating a bottom source/drain elec-
trodes. First, a tri-layerofTi (6 nm)/Au (50 nm)/Ti (6nm) was 
deposited using electron-beam ( e-beam) at room temperature 
on a glass substrate (Corning 1737) and patterned by photo-
lithography followed by a lift-off process. A 40 nm-thick 
a-IGZO (Ga2 0 3 :In2 0 3 :Zn0=1:1:2 mo!%) active layer was 
then deposited by radio frequency (RF) sputtering. After 
deposition of the a-IGZO layer, the device was annealed. To 
define the channel, the a-IGZO layer was patterned by a 
wet-etching process using hydrochloric acid (HCl:H20=1: 
100) diluted in DI water. CYTOP (40 nm)/Al2 0 3 (50 nm) 
layers were used as top gate dielectrics. Al2 0 3 dielectric films 
were grown at 110° C. using alternating exposures of trim-
ethyl aluminum [Al(CH3 ) 3 ] and H2 0 vapor. For 40 nm 
CYTOP layer, a 2 wt% solution was used, which was diluted 
with solvent. CYTOP (40 nm) layers were coated by spin 
casting at 3000 rpm for 60 seconds. The CYTOP films were 
annealed at 100° C. for 20 min. Then, Ti (6 nm) and Au (120 
nm) were sequentially deposited bye-beam and patterned by 
photolithography and lift-off process to form the gate elec-
trode. 
EXAMPLE4 
TIPS-Pentacene and PTAA OPET with 
CYTOP/SiNx Bi-Layer 
Example 4 is identical to example 1, with this difference 
that, instead of depositing Al2 0 3 using an ALD process, an 
SiNx material is deposited by plasma-enhanced chemical 
vapor deposition (PECVD) at a process temperature of 110° 
C. Note that it is also possible to work at a higher temperature 
depending on the glass transition temperature of the fluo-
ropolymer and semiconductor layer in the case of an amor-
phous semiconductor layer. 
EXAMPLES 
TIPS-Pentacene and PTAA OPET with 
Hyflon/Al20 3 Bi-Layer 
Example 5 is identical to example 1, with this difference 
that, instead of depositing CYTOP, a 40 nm layer ofHyflon 
AD 40X material is deposited. 
EXAMPLE6 
TIPS-Pentacene and PTAA OPET with Teflon/Al2 0 3 
Bi-Layer 
10 
TIPS-Pentacene and Poly (Triarylamine) (PTAA) 
Blend Channel Based OPET with CYTOP/Al2 0 3 
Bi-Layer Using Plastic Substrate 
OFETs with a bottom-contact and top-gate structure were 
fabricated on a flexible polyethersulfone (PES) substrate. 
Poly-4-vinylphenol (PVP) buffer layers were prepared from 2 
wt. % solutions of PVP (Mw-20,000) and poly (melamine-
15 co-formaldehyde), as a cross-linking agent, in propylene gly-
col monomethyl ether acetate (PGMEA), which were depos-
ited by spin coating at 3000 rpm for 40 sec and subsequently 
cross-linked at 175° C. on a hot plate for 1 h in a N2 -filled 
glove box. Au (50 nm) bottom-contact source/drain elec-
20 trodes were deposited by thermal evaporation through a 
shadow mask. A self-assembled monolayer of pentafluo-
robenzenethiol (PFBT) was formed on the Au electrodes by 
immersion in a 10 mmol PFBT solution in ethanol for 15 min 
in a N2 -filled dry box, rinsing with pure ethanol, and drying. 
25 The TIPS-pentacene and PTAA blend solution was prepared 
as follows: TIPS-pentacene and PTAA were individually dis-
solved in 1,2,3,4-Tetrahydronaphthalene anhydrous, 99%, 
(Sigma Aldrich) for a concentration of30 mg/mL and the two 
individual solutions were mixed to yield a weight ratio of 1: 1. 
30 TIPS-pentacene and PTAA blend active layers were depos-
ited by spin coating at 500 rpm for 10 sec and at 2000 rpm for 
20 sec. Then, samples were annealed at 100° C. for 15 min in 
a N2 -filled dry box. CYTOP (40 nm)/Al2 0 3 (50 nm) layers 
were used as top-gate dielectrics. CYTOP solution (CTL-
35 809M) was purchased from Asahi Glass with a concentration 
of 9 wt. %. To deposit the 40 nm-thick CYTOP layers, the 
original solution diluted with their solvents (CT-solv. 180) to 
have solution:solvent ratios of 1:3.5. The 40 nm-thick 
CYTOP layers were deposited by spin casting at 3000 rpm for 
40 60 sec. The CYTOP (40 nm) films were annealed at 100° C. 
for 20 min. All spin coating and annealing processes were 
carried out in a N2 -filled dry box. Then, the Al20 3 dielectric 
films (50 nm) were deposited on top of the CYTOP layer 
using a Savannah 100 ALD system from Cambridge Nano-
45 tech Inc. Films were grown at 110° C. using alternating expo-
sures oftrimethyl aluminum [Al(CH3 ) 3 ] and H2 0 vapor at a 
deposition rate ofapproximately 0.1 nm per cycle. Finally, Al 
(150 nm) gate electrodes were deposited by thermal evapo-
ration through a shadow mask. The resulting OPET is 
50 depicted in FIG. 4C. 
55 
EXAMPLE 8 
TIPS-Pentacene and Poly (Triarylamine) (PTAA) 
Blend Channel Based OPET with CYTOP/Al2 0 3 
Bi-Layer (45 nm CYTOP; 50 nmAl20 3 ) 
OFETs with a bottom-contact and top-gate structure were 
fabricated on glass substrates (Corning, Eagle 2000). Au (50 
60 nm) bottom-contact source/drain electrodes were deposited 
by thermal evaporation through a shadow mask. A self-as-
sembled mono layer of pentafluorobenzenethiol (PFBT) was 
formed on the Au electrodes by immersion in a 10 mmol 
Example 6 is identical to example 1, with this difference 65 
that, instead of depositing CYTOP, a 40 nm layer of Teflon 
material is deposited. 
PFBT solution in ethanol for 15 min in a N2 -filled dry box, 
rinsing with pure ethanol, and drying. The TIPS-pentacene 
and PTAA blend solution was prepared as follows: TIPS-
pentacene and PTAA were individually dissolved in 1,2,3,4-
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Tetrahydronaphthalene anhydrous, 99%, (Sigma Aldrich) for 
a concentration of30 mg/mL and the two individual solutions 
were mixed to yield a weight ratio of 1: 1. TIPS-pentacene and 
PTAA blend active layers were deposited by spin coating at 
500 rpm for 10 sec and at 2000 rpm for 20 sec. Then, samples 5 
were annealed at 100° C. for 15 min in a N2 -filled dry box. 
CYTOP (45 nm)/Al2 0 3 (50nm) layers were used as top-gate 
dielectrics. CYTOP solution (CTL-809M) was purchased 
from Asahi Glass with a concentration of 9 wt. %. To deposit 
the 45 nm-thick CYTOP layers, the original solution diluted 10 
with their solvents (CT-solv. 180) to have solution:solvent 
ratios of 1 :3.5. The 45 nm-thick CYTOP layers were depos-
ited by spin casting at 3000 rpm for 60 sec. The CYTOP ( 45 
nm) films were annealed at 100° C. for 20 min. All spin 
coating and annealing processes were carried out in a 15 
N2 -filled dry box. Then, the Al2 0 3 dielectric films (50 nm) 
were deposited on top of the CYTOP layer using a Savannah 
lOOALD system from Cambridge Nanotech Inc. Films were 
grown at 110° C. using alternating exposures of trimethyl 
aluminum [ Al(CH3 ) 3 ] and H2 0 vapor at a deposition rate of 20 
approximately 0.1 nm per cycle. Finally, Al (150 nm) gate 
electrodes were deposited by thermal evaporation through a 
shadow mask. The resulting OPET is depicted in FIG. 4D. 
by thermal evaporation through a shadow mask. A self-as-
sembled mono layer of pentafluorobenzenethiol (PFBT) was 
formed on the Au electrodes by immersion in a 10 mmol 
PFBT solution in ethanol for 15 min in a N2 -filled dry box, 
rinsing with pure ethanol, and drying. The TIPS-pentacene 
and PTAA blend solution was prepared as follows: TIPS-
pentacene and PTAA were individually dissolved in 1,2,3,4-
Tetrahydronaphthalene anhydrous, 99%, (Sigma Aldrich) for 
a concentration of30 mg/mL and the two individual solutions 
were mixed to yield a weight ratio of 1: 1. TIPS-pentacene and 
PTAA blend active layers were deposited by spin coating at 
500 rpm for 10 sec and at 2000 rpm for 20 sec. Then, samples 
were annealed at 100° C. for 15 min in a N2 -filled dry box. 
CYTOP (45 nm)/Al20 3 (50nm) layers were used as top-gate 
dielectrics. CYTOP solution (CTL-809M) was purchased 
from Asahi Glass with a concentration of 9 wt. %. To deposit 
the 20 nm-thick CYTOP layers, the original solution diluted 
with their solvents (CT-solv. 180) to have solution:solvent 
ratios of 1:7. The 20 nm-thick CYTOP first layers were 
deposited by spin casting at 3000 rpm for 60 sec. The CYTOP 
(20 nm) films were annealed at 100° C. for 20 min. Then, the 
Al2 0 3 dielectric films (50 nm) were deposited on top of the 
CYTO P layer using a Savannah 100 ALD system from Cam-
bridge Nanotech Inc. Films were grown at 110° C. using 
EXAMPLE9 
diF-TESADT and Poly (Triarylamine) (PTAA) 
Blend Channel Based OPET with CYTOP/Al2 0 3 
Bi-Layer (45 nm CYTOP; 50 nmAl20 3 ) 
Example 9 is identical to example 8, except 2,8-difluoro-
5, 11-bis( triethy lsily lethyny I) anthradithiophene ( diF -TE-
SADT) was used rather than TIPS-pentacene. The structure 
of diF-TESADT is shown below: 
F 
~Si_; 
~ 
11 
11 
~Si~ 
The resulting OPET is depicted in FIG. 4E. 
EXAMPLE 10 
F 
TIPS-Pentacene and Poly (Triarylamine) (PTAA) 
Blend Channel Based OPET with 
CYTOP/Al2 0 3/CYTOP Tri-Layer (20 nm CYTOP; 
50 nmAl2 0 3 20 nm CYTOP) 
25 alternating exposures oftrimethyl aluminum [Al(CH3 ) 3 ] and 
H2 0 vapor at a deposition rate of approximately 0.1 nm per 
cycle. The 20 nm-thick CYTOP third layers were deposited 
on the top of Al20 3 second layers. The CYTOP (20 nm) films 
were annealed at 100° C. for 20 min. All spin coating and 
30 annealing processes were carried out in a N2 -filled dry box. 
35 
Finally, Al (150 nm) gate electrodes were deposited by ther-
mal evaporation through a shadow mask. The resulting OPET 
is depicted in FIG. 4F. 
EXAMPLE 11 
Pentacene and InGaZnO Based FETs and Inverters 
Organic-inorganic hybrid complementary inverters were 
40 fabricated with a top gate and bottom-contact source and 
drain electrode geometry. First, Ti/Au (6 nm/50 nm) elec-
trodes were deposited using electron-beam ( e-beam) at room 
temperature on a glass substrate through a shadow mask to 
define the source and drain electrodes. Non-overlapping pen-
45 tacene (hole transport) and a-I G ZO (electron transport) chan-
nels horizontally distributed with different aspect ratios were 
fabricated on top of the source/drain electrodes. A 30 nm-
thick a-IGZO (Ga2 0 3 :In20 3 :Zn0=1:1:1 mo!%) active layer 
was deposited at room temperature by rf-sputtering through a 
50 shadow mask using a power of 125 Wat a working pressure 
of3 mTorr in an 0 2 /Ar (2%/98%) atmosphere. These struc-
tures were annealed at 300° C. for 30 minutes in air. Then, a 
50 nm-thick layer of pentacene was deposited through a 
shadow mask using thermal evaporation with a substrate tem-
55 perature of25° C. and an initial pressure of2xl o-s Torr. Prior 
to thermal evaporation, pentacene was purified using gradient 
zone sublimation. CYTOP (40 nm)/Al2 0 3 (50 nm) layers 
were used as top-gate dielectrics. CYTOP solution (CTL-
809M) was purchased from Asahi Glass with a concentration 
60 of 9 wt. %. To deposit the 45 nm-thick CYTOP layers, the 
original solution diluted with their solvents (CT-solv. 180) to 
have solution:solvent ratios of 1:3.5. The 45 nm-thick 
CYTOP layers were deposited by spin casting at 3000 rpm for 
OFETs with a bottom-contact and top-gate structure were 65 
fabricated on glass substrates (Coming, Eagle 2000). Au (50 
nm) bottom-contact source/drain electrodes were deposited 
60 sec. The CYTOP (45 nm) films were annealed at 100° C. 
for 20 min. All spin coating and annealing processes were 
carried out in a N2 -filled dry box. Then, the Al20 3 dielectric 
films (50 nm) were deposited on top of the CYTOP layer 
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using a Savannah 100 ALD system from Cambridge Nano-
techinc. Films were grown at 110° C. using alternating expo-
sures oftrimethyl aluminum [Al(CH3 ) 3 ] and H2 0 vapor at a 
deposition rate ofapproximately 0.1 nm per cycle. Finally, Al 
(50 nm) gate electrodes were deposited by thermal evapora- 5 
ti on through a shadow mask. The resulting inverter is depicted 
in FIG. 4G. 
EXAMPLE 12 
Polyera Activink N2200 Based OPET with 
CYTOP/Al20 3 Bi-Layer (45 Nm CYTOP; 50 nm 
Al20 3 ) and Evaporated Au Source/Drain Electrodes 
OFETs with a bottom-contact and top-gate structure were 
fabricated on glass substrates (Coming, Eagle 2000). Au (50 
nm) bottom-contact source/drain electrodes were deposited 
10 
15 
by thermal evaporation through a shadow mask Inkjet print-
ing semiconductor formulations are based on NDI polymer 20 
poly { [N,N9-bis(2-octyldodecyl)-naphthalene- l ,4,5,8-bis 
( dicarboximide )-2,6-diyl]-alt-5,59-(2,29-bithiophene)}, 
(P(NDI20D-T2), Polyera Activink N2200. P(NDI20D-T2) 
ink was prepared as follows: NDI polymer was dissolved in 25 
mixture of 1,2,3,4-Tetrahydronaphthalene anhydrous, 99% 
(Sigma Aldrich) and mesitylene, 99% (Sigma Aldrich) with a 
ratio of 1: 1 in volume in order to reach 0.5% concentration in 
active material. Formulation was stirred over night in ambi-
ent. The structure of PolyeraActiv Ink N2200 is shown below: 30 
35 
18 
grown at 110° C. using alternating exposures of trimethyl 
aluminum [ Al(CH3 ) 3 ] and H2 0 vapor at a deposition rate of 
approximately 0.1 nm per cycle. Finally, Al (100 nm) gate 
electrodes were deposited by thermal evaporation through a 
shadow mask. The resulting OEFT is depicted in FIG. 4H. 
EXAMPLE 13 
Polyera Activink N2200 Based OPET with 
CYTOP/Al2 0 3 Bi-Layer (45 Nm CYTOP; 50 nm 
Al20 3 ) and Evaporated Ag Source/Drain Electrodes 
Example 13 is identical to example 12, except that Ag was 
used instead of Au in the bottom-contact source/drain elec-
trodes. 
EXAMPLE 14 
Polyera Activink N2200 Based OPET with 
CYTOP/Al2 0 3 Bi-Layer (45 Nm CYTOP; 50 nm 
Al2 0 3 ) and Printed Ag Source/Drain Electrodes 
Example 14 is identical to example 14, except that the Ag 
bottom-contact source/drain electrodes were patterned by a 
Dimatix DMP 2831 inkjet printer. 
EXAMPLE 15 
LEH-III-002a Based OPET with CYTOP/Al2 0 3 
Bi-Layer (45 nm CYTOP; 50 nmA120 3 ) 
OFETs with bottom contact and top gate structure were 
fabricated on glass substrates (Coming, Eagle 2000). Au (50 
40 nm), Al ( 50 nm), and Ag ( 50 nm) bottom contact source/ drain 
electrodes were deposited by thermal evaporation through a 
shadow mask. Thin films of organic semiconductors ofLEH-
III-002a (LEH-III085g, LEH-119a) were deposited by spin 
coating with a 30 mg/ml solution prepared from dichloroben-
45 zene at 500 rpm for 10 second followed by 2000 rpm for 20 
seconds. LEH-III-002a (LEH-III-085g, LEH-III-119a) is 
shown in the formula below: 
50 
0 
A Dimatix DMP 2831 inkjet printing system was used to 
pattern semiconductor layers. Around 150 nm thick layer of 
active material was printing in air at room temperature. 
CYTOP (45 nm)/Al2 0 3 (50nm) layers were used as top-gate 55 
dielectrics. CYTOP solution (CTL-809M) was purchased 
from Asahi Glass with a concentration of 9 wt. %. To deposit 
the 45 nm-thick CYTOP layers, the original solution diluted 
with their solvents (CT-solv. 180) to have solution:solvent 
ratios of 1 :3.5. The 45 nm-thick CYTOP layers were depos- 60 
ited by spin casting at 3000 rpm for 60 sec. The CYTOP ( 45 
nm) films were annealed at 100° C. for 20 min. All spin 
coating and annealing processes were carried out in a 
N2 -filled dry box. Then, the Al2 0 3 dielectric films (50 nm) 
were deposited on top of the CYTOP layer using a Savannah 
lOOALD system from Cambridge Nanotech Inc. Films were 
The blend for polymer matrix with poly( a-methyl styrene) 
(PaMS) (Mw 100,000) was prepared from mixing separate 30 
65 mg/ml solutions of LEH-III-119a (LEH-III-085g) and 
PaMS. Poly(a-methyl styrene) (PaMS) (Mw 100,000) is 
shown in the formula below: 
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of 9 wt. %. To deposit the 45 nm-thick CYTOP layers, the 
original solution diluted with their solvents (CT-solv. 180) to 
have solution:solvent ratios of 1:3.5. The 45 nm-thick 
CYTOP layers were deposited by spin casting at 3000 rpm for 
5 60 sec. The CYTOP (45 nm) films were annealed at 100° C. 
for 20 min. All spin coating and annealing processes were 
carried out in a N2 -filled dry box. Then, the Al20 3 dielectric 
films (50 nm) were deposited on top of the CYTOP layer 
using a Savannah 100 ALD system from Cambridge Nano-
10 tech Inc. Films were grown at 110° C. using alternating expo-
sures oftrimethyl aluminum [Al(CH3 ) 3 ] and H2 0 vapor at a 
deposition rate ofapproximately 0.1 nm per cycle. Finally, Al 
(150 nm) gate electrodes were deposited by thermal evapo-
ration through a shadow mask. 
The blend films were deposited by spin coating at 500 rpm 
for 10 second followed by at 2000 rpm for 20 seconds. The 
sole and blend films were annealed at 100° C. for 15 min. 
CYTOP (45 nm)/Al2 0 3 (50nm) layers were used as top-gate 
dielectrics. CYTOP solution (CTL-809M) was purchased 
from Asahi Glass with a concentration of 9 wt. %. To deposit 
the 45 nm-thick CYTOP layers, the original solution diluted 
with their solvents (CT-solv. 180) to have solution:solvent 
ratios of 1 :3.5. The 45 nm-thick CYTOP layers were depos-
ited by spin casting at 3000 rpm for 60 sec. The CYTOP ( 45 
nm) films were annealed at 100° C. for 20 min. All spin 20 
coating and annealing processes were carried out in a 
N2 -filled dry box. Then, the Al2 0 3 dielectric films (50 nm) 
were deposited on top of the CYTOP layer using a Savannah 
lOOALD system from Cambridge Nanotech Inc. Films were 
grown at 110° C. using alternating exposures of trimethyl 25 
aluminum [ Al(CH3 ) 3 ] and H2 0 vapor at a deposition rate of 
approximately 0.1 nm per cycle. Finally, Al (150 nm) gate 
electrodes were deposited by thermal evaporation through a 
shadow mask. 
15 
Comparative Study of OFETs with Different CYTOP Layer/ 
Al2 0 3 Layer Thicknesses 
For illustrating the advantages of the embodiments of the 
invention, the following study has been made of the OPET 
structure of FIG. 4A. Five OFETs with different CYTOP 
layer/ Al20 3 layer thicknesses have been compared: 
CYTOP (25 nm)/Al2 0 3 (50 nm); 
CYTOP ( 40 nm)/ Al2 0 3 (50 nm); 
CYTOP (530 nm)/Al20 3 (50 nm); 
Al20 3 (100 nm) layer as gate dielectric; 
CYTOP (780 nm) layer as gate dielectric. 
In all studied OFETs the substrate 301 is a Poly-4-vi-
nylphenol (PVP)-coated glass substrate and the semiconduc-
tor material 302 is a TIPS-pentacene and PTAA blend, spin-
coated on the substrate. After deposition, the blended films of 
TIPS-pentacene and PTAA were annealed to induce vertical-
EXAMPLE 16 
DRR-IV-209n Based OPET with CYTOP/Al20 3 
Bi-Layer (45 nm CYTOP; 50 nmA120 3 ) 
OFETs with bottom contact and top gate structure were 
fabricated on glass substrates (Coming, Eagle 2000). Au (50 
nm) bottom contact source/drain electrodes were deposited 
by thermal evaporation through a shadow mask. Organic 
semiconductor layers of DRR-IV-209n were formed on the 
substrates by spin coating with a solution prepared from 
1,4-dioxane (20 mg/mL) and dichlorobenzene (20 mg/mL) at 
500rpmfor 10 sec andat2,000rpmfor20 sec. DRR-IV-209n 
is shown in the formula below: 
0 0 
0 
Then, samples were annealed at 100° C. (1,4-dioxane 
sample) and 120° C. (dichlorobenzene sample) for 10 min in 
a N2 -filled dry box. CYTOP (45 nm)/Al2 0 3 (50 nm) layers 
were used as top-gate dielectrics. CYTOP solution (CTL-
809M) was purchased from Asahi Glass with a concentration 
30 phase segregation. Gold (50 nm) and aluminum (150 nm) 
were used as bottom-contact source/drain electrodes and top-
gate electrode, respectively. Prior to the deposition of the 
semiconductor layer, the surface of the gold electrodes was 
treated with a self-assembled monolayer of pentafluoroben-
35 zenethiol (PFBT) to improve contact between the metal and 
organic interface. 
FIG. 5 compares the ratio of the drain-source current Ins 
with respect to the initial drain current I nso in function of time 
under continuous bias stress in the OPET of FIG. 4A forthree 
different CYTOP layer thicknesses (V G=V n=-6V, -SY, 
40 
-25V for tcYToP=25, 40, 530 nm, respectively). Those mea-
surements show that by choosing an appropriate CYTOP 
layer thickness, the evolution of the drain current in function 
of time under continuous bias stress can be influenced. In this 
example the CYTOP layer thickness of 40 nm gives the best 
45 results. Note that the optimal value for this CYTOP layer 
thickness will be influenced by the thickness of the Al2 0 3 
layer 
50 
and the dielectric constants. This can be better understood 
by considering FIGS. 6A and 6B. 
As shown in FIG. 6B the effects on the change in voltage 
over the CYTOP layer in function of a change in dielectric 
constant of the Al203 layer is larger for smaller values of the 
CYTOP layer thickness. Such a slope is necessary in order to 
obtain the above described compensation effect. For thick 
55 CYTOP layers, e.g. the 500 nm curve in FIG. 6B, the curve is 
almost flat indicating that compensation will not be reached 
(wherein it is assumed that the other dielectric constants 
remain the same). 
FIGS. 7A and 7B show the capacitance density-electric 
field (C-E) and current density-electric field (J-E) character-
60 istics ofA12 0 3 (lOOnm), CYTOP (780nm), andCYTOP (40 
nm)/Al2 0 3 (50 nm) films, respectively. The dielectric prop-
erties of all films were characterized using a parallel-plate 
capacitor geometry of gold (100 nm)/dielectric/indium thin 
oxide (ITO) coated glass with various areas ranging from 
65 3.lxl0-4 cm2 to 2.4x10-l cm2 . The measured capacitance 
densities (C,n) oftheA120 3 and CYTOP films at a frequency 
of 1 kHz were 78.6 and 2.3 nF/cm2 , respectively. The 
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extracted dielectric constant (k) values are 8.9 for Al20 3 and To study the encapsulation properties of our top-gate 
2.0forCYTOP. TheCYTOP/Al20 3 bi-layerexhibitedaCmof dielectrics, Ca thin-film optical transmission tests were car-
34.8 nF/cm2 at a frequency of 1 kHz, which is close to the ried out. It was found that Ca films protected with a CYTOP 
theoretical value (34.6 nF/cm2) estimated from a series-con- single layer rapidly oxidized within an hour of being exposed 
nected capacitor ofCYTOP andAl20 3. As shown in FIG. 7B, 5 to air, while Ca films protected with either a CYTOP/ Al20 3 
the leakage current densities oftheAl20 3 and CYTOP/ Al203 bi-layer or an Al20 3 single layer started degradation only 
films remained below 3x10-7 A/cm2 at applied fields with a after being exposed to air for more than a day. From these 
magnitude up to 3 MV/cm. In contrast, the leakage current of experiments, it is expected that CYTOP is a protective barrier 
a 780-nm-thick CYTOP film reached a value of 2x10-7 for H20 diffusion due to its hydrophobic nature, so 0 2 diffu-
A/cm2 at an applied field of 1.2 MV/cm. 10 sion should be responsible for the degradation of the Ca 
FIGS. SA-SB show the transfer and output characteristics, layers. OFETs using the bi-layer gate dielectric showed supe-
measured from pristine devices under a nitrogen atmosphere, 
rior environmental stability compared with those using 
ofOFETs (W/L=2550 µm/180 µm) using a CYTOP (40 nm)/ single-layer gate dielectrics. 
Al20 3 (50 nm) gate dielectric. The OFETs showed no hyster- The encapsulation properties of the dielectrics used in the 
esis and achieved a maximum value ofµ=0.6 cm2Ns at a low 15 
top-gate OFETs were further tested, after 31 days in air, by 
voltage of 8 V due to the relatively high C,m of the bi-layer 
exposing them to an 0 2 plasma for 5 min at a power of7 50 W, gate dielectric. Average values of the mobility µ=0.46±0.08 
a condition which is more severe than air exposure due to the 
cm
2/Vs, the threshold voltage V,h=-2.4±0.1 V, I0 )I0 ,,,=l05 , h. h · · f h o 1 kn · 
'.11 1g reactivity o t e 2 p asma, own to remove organic 
the sub-threshold slope SS=O ·20±0 ·06 V / decade and a maxi- residues and other contaminants from surfaces. FI GS. 9B and 
mum interfacial trap density of5xl011 cm-2 were measured 20 9C show that, after 0 2 plasma treatment, no serious changes in these bi-layer devices. Compared with OFETs using the in µ or V,h were observed for all three types of OFETs. A 
CYTOP single layer, OFETs using the bi-layer show similar significant change observed in the electrical characteristics of 
values ofµbut smaller values ofV,h and SS and higher values h d"f"' · f · h t e 1 ierent OFETs was a severe mcrease o I0ffm t e OFETs 
oflo)Ioffat low operating voltages due to the high C,n. 25 with a single CYTOP layer. On the other hand, Al20 3 acts as 
FIG. 9A shows a table that summarizes the different con- a protective layer to the energetic 0 2 plasma, so no significant 
ditions of environmental exposure and electrical stress to changes in the I
0
)I
0
ffratios were observed in the devices with 
which each set of OFETs was subjected to study their long- Al20 3 and CYTOP/ Al20 3 gate dielectrics. As described in 
term environmental and operational stabilities. To study their FIG. 9A, after 0 2 plasma treatment, the electrical properties 
environmental stability, all OFETs were exposed to a normal 30 oftheOFETs withaCYTOP/Al20 3 bi-layer were tested after 
ambientconditionatarelativehumiditybetween30and50%. an accumulated air exposure up to 210 days (7 months). 
Variations ofµ and V,h were monitored at discrete intervals. FIGS. 9B and 9C show that the average values ofµ and V,h 
At each interval, each substrate was transferred back into a remain practically unchanged. 
N2-filled glove box for electrical measurements and opera- In addition to the environmental stability, the operational 
tional stability tests. 35 stability is of critical importance for circuit design and overall 
FIG. 9B shows that, in the different types of OFETs, no device lifetime. The mechanisms of degradation under con-
significant change inµ was observed after up to 31 days of tinuous operation are related to charge trapping and de-trap-
exposure to air. As will be shown, the good air stability of ping events at all of the critical interfaces in an OPET and in 
TIPS-pentacene also contributes to the environmental stabil- the bulk of the semiconductor and gate dielectric. The degra-
ity of these OFETs. In OFETs with theA120 3 gate dielectric, 40 dation of the performance of an OPET during operation is 
a gradual increase of the average value ofµ from 5.5 (±2.0)x reflected in changes ofµ and V,h. Because the trap dynamics 
10-3 cm2 N up to 1.1 (±0.4)x10-2 cm2/V s was observed. In depend on the density of carriers flowing through the charmel, 
the other OFETs, after an initial increase within the first a more severe degradation is expected when transistors are 
eleven days, µ remained unchanged with average values of operated at higher powers. Other mechanisms like the diffu-
0.60±0.20 cm2Ns forOFETs with the CYTOP gate dielectric 45 sion of mobile impurities or the polarization of the gate 
and 0.52±0.09 cm2Ns for OFETs with the CYTOP/Al20 3 dielectric could also contribute to the degradation of the per-
gate dielectric. On the other hand, the variations ofV,h for the formance. For these reasons, the operational stability of all 
devices with different gate dielectrics are shown in FIG. 9C. OFETs was evaluated in two ways: 1) by multiple continuous 
In OFETs with theA120 3 gate dielectric, the average value of scans of the transfer characteristic and 2) by applying a con-
V,h, measured from sweeps ofV Gs from off-to-on regime, 50 stant direct current (DC) bias stress, a more severe condition 
varied from -2.4±0.3 V to -2.8±0.3 V after 31 days in air. due to the higher current densities flowing through the chan-
Despite this seemingly small change, strong hysteresis and nel. 
large device-to-device variation of the magnitude and sign of FIGS. lOA and 1 OB show a sampling of the transfer curves 
V,h were observed in these devices. In contrast, in hysteresis- measured in a CYTOP ( 40 nm)/Al20 3 (50 nm) OFETs during 
free OFETs with the CYTOP gate dielectric, a large positive 55 multiple continuous scans from the "off' to the "on" region, 
shift in V,h from -24.3±0.8 V to -4.0±0.7 V was observed before (FIG. lOA) and after (FIG. lOB) air exposure for 31 
after 11 days in air. After this initial variation, no serious shift days. Negligible changes in the transfer characteristics, dur-
in V,h was observed, reaching a value of -3.7±0.3 V after 31 ing the first 1000 scans, were observed in OFETs with a 
days in air. Similar changes, albeit of a smaller magnitude, CYTOP/Al20 3 gate dielectric, as shown in the inset of FIG. 
were observed in hysteresis-free 0 FE Ts with the CYTO PI 60 1 OA, before the 0 FE Ts were exposed to air. To further test the 
Al20 3 bi-layer. After 31 days in air, only a minor shift in V,h operational stability of these devices before exposing them to 
from -2.5±0.1 V to -1.4±0.1 V was measured. As in devices air, both were subjected to an additional 20,000 scans. FIG. 
with the CYTOP gate dielectric, most of these changes hap- lOA shows that even under such conditions, negligible 
pened within the first 11 days. changes were observed in the transfer characteristics of both 
FIG. 9D shows the variations of the mobility and the 65 kinds of OFETs. Even after being exposed to air for 31 days, 
threshold voltage V,h For an OPET with a CYTOP ( 40 nm)/ the operational stability under multiple continuous scans was 
Al20 3 (50 nm) film. preserved, as shown in FIG. lOB. This remarkable stability is 
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a consequence of the excellent electrical properties of the 
CYTO P /TIPS-pentacene interface. 
24 
CYTOP/Al20 3 bi-layer ( 45 nm CYTOP; 50 nm Al2 0 3 ), as 
shown in FIG. 4E. The third was a TIPS-pentacene and PTAA 
blend channel based OPET with a CYTOP/Al20 3 /CYTOP 
tri-layer (20 nm CYTOP; 50 nm Al2 0 3 ; 20 nm CYTOP), as 
shown in FIG. 4F. The OFETs were subject to the exposure 
sequence shown in FIG. 17. 
FIGS. 18A-18C show the capacitance C,n(nF/cm2 ), mobil-
ity µ(cm2Ns), and threshold voltage V,h(V) for each stage of 
the exposure sequence. These results indicate that the effects 
10 
of02 and H2 0 are reversible for CYTOP/Al20 3 bi-layer and 
CYTOP/Al20 3 /CYTOP tri-layer OFETs. 
As shown in FIG. 9 A, before exposing the 0 FE Ts to air and 
after 1000 scans, devices 1 of the different types of OFETs 
were subjected to 3600 s (1 h) of DC bias stress. FIG. llA 5 
shows the temporal evolution of the Ins measured in all 
OFETs normalized to the initial value. In the OPET with the 
Al20 3 gate dielectric, a drop in the normalized Ins was mea-
sured, reaching a final value of0.77 after 1 h. During the same 
interval, the current measured in a CYTO P device dropped to 
0.9. However, the evolution of the CYTOP/Al2 0 3 bi-layer is 
different in that the current slightly increases, reaching a 
value of 1.04 after 1 h. FIG. llB shows the evolution of the 
normalized Ins measured in all OFETs for 1 h bias stress after 
31 days of exposure to air (devices 2). In OFETs with the 
bi-layer gate dielectric, the mechanism driving the slight 
increase oflnsis significantly different from the one observed 
FIGS. 19A and 19B show the variation in capacitance for 
frequencies ranging from 20 Hz to 1 million Hz, for the 
15 CYTOP/Al20 3 bi-layer OPET (45 nm CYTOP; 50 nm 
Al2 0 3 ) (FIG. 19A) and the CYTOP/Al2 0 3/CYTOP tri-layer 
OPET (20 nm CYTOP; 50 nmA120 3 ; 20 nm CYTOP) (FIG. 
19B), at each stage of the exposure sequence. in the other OFETs. Furthermore, the operational stability of 
OFETs with the bi-layer gate dielectric was tested after 0 2 
plasma treatment by monitoring the current change over 24 h 20 
of electrical bias stress. FIG. llC shows that changes in the 
normalized Ins remain below 4% its original value.As shown 
in FIG. llD, this remarkable stability results in negligible 
changes of the transfer and output characteristics before and 
after DC bias stress. It should be noted that, as found before, 
Ins shows a slight increase during the initial stages of the DC 
bias stress but slowly decreased after prolonged stress. FIG. 
llE shows the temporal evolution of the Ins over 24 h of 
electrical bias stress measured in an OFETwith a CYTOP ( 40 
nm)/Al2 0 3 (50 nm) film for: a pristine OPET (Dev. 1), after 
31 days of exposed in air (Dev. 2), after 0 2 plasma treatment 
(Dev. 3), after air exposure 90 days (Dev. 4), after air exposure 
for 150 days (Dev. 5), after air exposed for 210 days (Dev. 6), 
and after air exposure for 365 days (Dev. 7). As can be seen, 
the variation oflns under DC bias was less than ±10%. 
The remarkable stability of the OFETs with the bi-layers 
under electrical bias arises from compensating effects: 1) a 
decrease in Ins caused by intrinsic deep traps at the CYTOP/ 
TIPS-pentacene interface and 2) an increase in Ins caused by 
dipoles that can be oriented at the CYTOP/Al20 3 interface 
and/or by charge injection and trapping at the gate dielectric. 
Systematic Stability Study on OFETs with CYTOP/Al2 0 3 
Bi-Layer Dielectric 
For illustrating the advantages of the embodiments of the 
invention, the following study has been made on OFETs with 
CYTOP/Al20 3 bi-layer dielectric. The effects of02 and H20 
exposure on p-channel OFETs were studied. 
The generalized effects of 0 2 and H20 exposure on the 
transfer characteristics of such OFETs is depicted in FIGS. 
16A and 16B. FIG. 16A shows that 0 2 has both doping and 
oxidation effects, the doping effect tending to shift the trans-
25 
30 
35 
40 
45 
50 
fer characteristic curve to the right, and the oxidation effect 
tending to shift the transfer characteristic curve to the left. 
FIG. 16B shows that H2 0 increases dielectric polarization, 
which tends to shift the transfer characteristic curve to the 55 
right, but also has the effect of trap creation, which tends to 
shift the transfer characteristic curve to the left. 
The generalized effects of 0 2 and H20 exposure on the 
temporal evolution of the Ins during DC bias stress are shown 
in FIG.16C. FIG. 16C shows that 0 2 exposure has little effect 
on Ins during DC bias stress. H20 exposure, however, causes 
a decrease in Ins over time during DC bias stress. 
To test the extent of these effects, three different OFETs 
were tested. The first was a TIPS-pentacene and PTAA blend 
channel based OPET with a CYTOP/Al2 0 3 bi-layer (45 nm 
CYTOP; 50 nmA12 0 3 ), as shown in FIG. 4D. The second was 
a diF-TESADT and PTAA blend channel based OPET with a 
60 
65 
FIGS. 20A and 20B show the transfer characteristics and 
temporal evolution of the Ins during DC bias for the TIPS-
pentacene and PTAA blend charmel based OPET with a 
CYTOP/Al20 3 bi-layer (45 nm CYTOP; 50 nmA120 3 ). The 
data obtained during testing of the 0 FET is summarized in the 
table below. 
FIGS. 21A and 21B show the transfer characteristics and 
temporal evolution 
Average 
9 devices Cin (nF/cm2) W/L µ(cm2 Ns) V,h(V) 
Pristine 35.2 ± 0.3 2550 µm/180 µm 0.57 ± 0.11 -3.4 ± 0.2 
Dry02 35.2 ± 0.3 2550 µm/180 µm 0.69 ± 0.14 -2.7±0.3 
Vacuum 35.0 ± 0.3 2550 µm/180 µm 0.61 ± 0.12 -3.4 ± 0.2 
Humid air 37.5 ± 0.3 2550 µm/180 µm 0.61 ± 0.12 -2.6 ± 0.2 
Vacuum 34.4 ± 0.1 2550 µm/180 µm 0.64 ± 0.14 -3.4 ± 0.3 
H20 (water) 35.7 ± 0.3 2550 µm/180 µm 0.65 ± 0.15 -2.4 ± 0.2 
Vacuum 34.5 ± 0.3 2550 µm/180 µm 0.66 ± 0.14 -3.3 ± 0.3 
of the Ins during DC bias for the diF-TESADT and PTAA 
blend channel basedOFETwithaCYTOP/Al20 3 bi-layer( 45 
nm CYTOP; 50 nmA12 0 3 ). The data obtained during testing 
of the OPET is summarized in the table below. 
Average 
7 devices Cin (nF/cm2 ) W/L µ(cm2Ns) V,h(V) 
Pristine 35.2 ± 0.3 2550 µm/180 µm 1.21±0.51 -3.1 ± 0.2 
Dry02 35.2 ± 0.3 2550 µm/180 µm 1.25 ± 0.51 -2.5 ± 0.2 
Vacuum 35.0 ± 0.3 2550 µm/180 µm 1.21±0.51 -3.0 ± 0.1 
Humid air 37.5 ± 0.3 2550 µm/180 µm 1.14 ± 0.50 -2.5 ± 0.3 
Vacuum 34.4 ± 0.1 2550 µm/180 µm 1.19 ± 0.51 -3.0 ± 0.2 
H20 (water) 35.7 ± 0.3 2550 µm/180 µm 1.19 ±0.50 -2.4 ± 0.3 
Vacuum 34.5 ± 0.3 2550 µm/180 µm 1.18 ± 0.50 -2.9 ± 0.3 
FIGS. 22A and 22B show the transfer characteristics and 
temporal evolution of the Ins during DC bias for the TIPS-
pentacene and PTAA blend charmel based OPET with a 
CYTOP/Al20 3 /CYTOP tri-layer (20 nm CYTOP; 50 nm 
Al203; 20 nm CYTOP). The data obtained during testing of 
the OPET is summarized in the table below. 
Average 
7 devices Cin (nF/cm2) W/L µ(cm2 Ns) V,h(V) 
Pristine 35.2 ± 0.3 2550 µm/180 µm 1.21 ± 0.51 -3.1 ± 0.2 
Dry02 35.2 ± 0.3 2550 µm/180 µm 1.25 ± 0.51 -2.5 ± 0.2 
Vacuum 35.0 ± 0.3 2550 µm/180 µm 1.21 ± 0.51 -3.0 ± 0.1 
Humid air 37.5 ± 0.3 2550 µm/180 µm 1.14 ± 0.50 -2.5 ± 0.3 
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-continued 
Average 
7 devices Cin (nF/cm2 ) W/L µ(cm2 Ns) v,h (VJ 
26 
deposited on fluoropolymer layers by plasma enhanced 
chemical vapor deposition (PECVD) at 110° C. For triple 
layer dielectrics, CYTOP films (20 nm) deposited on Al2 0 3 
Vacuum 34.4 ± 0.1 2550 µm/180 µm 
H20 (water) 35.7 ± 0.3 2550 µm/180 µm 
Vacuum 34.5 ± 0.3 2550 µm/180 µm 
1.19 ± 0.51 
1.19 ± 0.50 
1.18 ± 0.50 
-3.0 ± 0.2 
-2.4 ± 0.3 
-2.9 ± 0.3 
5 and SiNx films and annealed at 100° C. for 20 min. Finally, Al 
(150 nm) top electrodes were deposited by thermal evapora-
tion through a shadow mask. 
Comparative Study on Various Fluoropolymer (CYTOP, 
Hyflon, and Teflon)/Inorganic (Al2 0 3 and SiNx) Bi-Layers 
For illustrating the advantages of the embodiments of the 
invention, the following study has been made of capacitors 
FIGS. 23A-23D show the capacitance and current density-
10 electric field (J-E) characteristics of the tested capacitors. A 
summary of the dielectric properties of the tested capacitors is 
contained in the Table below. 
C;n (nF/cm2) at 
1 KHz Breakdown field 
Measured Cin (nF/cm2 ) (MV/cm) 
Dielectric type value Calculated value @ J ~ 10-6 A/cm2 
CYTOP (45 nm)/Alp3 (50 nm) 35.2 ±0.3 34.6 Over 3.3 MV/cm 
CYTOP (20 nm)/Al2 0 3 (50 34.6 ± 0.1 Over 3.3 MV/cm 
nm)/CYTOP (20 nm) 
Hyflon (45 nm)/Alp3 (50 nm) 39.1±0.1 3 MV/cm 
Teflon (45 nm)/Al20 3 (50 nm) 34.7 ±0.3 Over 3.3 MV/cm 
CYTOP (45 nm)/SiNx (50 nm) 32.2 ± 0.2 32.6 Over 3.3 MV/cm 
CYTOP (20 nm)/SiNx (50 32.1 ± 0.2 Over 3.3 MV/cm 
nm)/CYTOP (20 nm) 
Hyflon (45 nm)/SiNx (50 nm) 31.1 ± 0.3 Over 3.3 MV/cm 
Teflon (45 nm)/SiNx (50 nm) 32.3 ± 0.2 Over 3.3 MV/cm 
and OFETs having fluoropolymer bi-layers. Eight capacitors 
and eight OFETs with different fluoropolymer bi-layers have 30 
been compared. 
CYTOP (45 nm)/Al2 0 3 (50 nm); 
Hyflon (45 nm)/Al2 0 3 (50 nm); 
To prepare the OFETS, a bottom-contact and top-gate 
structure were fabricated on glass substrates (Coming, Eagle 
2000). Au (50 nm) bottom-contact source/drain electrodes 
were deposited by thermal evaporation through a shadow 
mask. A self-assembled monolayer of pentafluoroben-
zenethiol (PFBT) was formed on the Au electrodes by immer-Teflon (45 nm)/Al2 0 3 (50 nm); 
CYTOP (20 nm)/Al2 0 3 (50 nm)/CYTOP (20 nm); 
CYTOP ( 45 nm)/S,Nx (50 nm); 
Hyflon ( 45 nm)/S,Nx (50 nm); 
Teflon ( 45 nm)/S,Nx (50 nm); 
CYTOP (20 nm)/S,Nx (50 nm)/CYTOP (20 nm). 40 
To prepare the capacitors, Au (50 nm) bottom electrodes 
35 sion in a 10 mmol PFBT solution in ethanol for 15 min in a 
N2 -filled dry box, rinsing with pure ethanol, and drying. The 
TIPS-pentacene and PTAA blend solution was prepared as 
follows: TIPS-pentacene and PTAA were individually dis-
solved in 1,2,3,4-Tetrahydronaphthalene anhydrous, 99%, 
(Sigma Aldrich) for a concentration of30 mg/mL and the two 
were deposited on glass substrates (Corning 1737) by thermal 
evaporation through a shadow mask. Various fluoropolymer 
(CYTOP, Hyflon, and Teflon)/inorganic (Al20 3 and SiNx) 
bi-layers and CYTOP/inorganic (Al2 0 3 and SiNx)/CYTOP 45 
triple layers were used as dielectrics. CYTOP solution (CTL-
809M) was purchased from Asahi Glass with a concentration 
of 9 wt. %. Hyflon solution (Hyflon® AD 40X) was received 
from Solvay, of which concentration is -6.6 wt %. Teflon 
50 
solution (601S2-100-6) was purchased from DuPont with a 
concentration of 6 wt. %. To deposit the 45-nm-thick fluo-
ropolymer layers, the original solutions were diluted with 
their solvents (CT-solv. 180 for CYTOP, LS165 for Hyflon, 
and FC-40 for Teflon) to have solution: solvent ratios of 1 :3.5 55 
for CYTOP, 1:2 for Hyflon, and 1:3 for Teflon. For 20 nm 
CYTOP layers, the solution: solvent ratio is 1:7. Fluoropoly-
mer layers were deposited by spin coating at 3000 (for 
CYTOP) and at 4000 rpm (for Hyflon and Teflon) for 60 sec. 
After deposition, fluoropolymer layers were annealed at 100° 60 
C. for 20 min. Then, the Al20 3 dielectric films (50 nm) were 
individual solutions were mixed to yield a weight ratio of 1: 1. 
TIPS-pentacene and PTAA blend active layers were depos-
ited by spin coating at 500 rpm for 10 sec and at 2000 rpm for 
20 sec. Then, samples were annealed at 100° C. for 15 min in 
a N2 -filled dry box. Various fluoropolymer (CYTOP, Hyflon, 
and Teflon)/inorganic (Al2 0 3 and SiNx) bi-layers and 
CYTOP/inorganic (Al20 3 and SiNx)ICYTOP triple layers 
were used as dielectrics. CYTOP solution (CTL-809M) was 
purchased from Asahi Glass with a concentration of 9 wt. %. 
Hyflon solution (Hyflon® AD 40X) was received from 
Solvay, of which concentration is -6.6 wt%. Teflon solution 
(601S2-100-6) was purchased from DuPont with a concen-
tration of 6 wt. %. To deposit the 45-nm-thick fluoropolymer 
layers, the original solutions were diluted with their solvents 
(CT-solv. 180 for CYTOP, LS165 for Hyflon, and FC-40 for 
Teflon) to have solution: solvent ratios of 1:3.5 for CYTOP, 
1 :2 for Hyflon, and 1 :3 for Teflon. For 20 nm CYTOP layers, 
the solution: solvent ratio is 1:7. Fluoropolymer layers were 
deposited by spin coating at 3000 (for CYTOP) and at 4000 
rpm (for Hyflon, Teflon) for 60 sec. After deposition, fluo-
ropolymer layers were annealed at 100° C. for 20 min. Then, 
the Al2 0 3 dielectric films (50 nm) were deposited on top of 
the fluoropolymer layer using a Savannah 100 ALD system 
deposited on top of the fluoropolymer layer using a Savannah 
lOOALD system from Cambridge Nanotech Inc. Films were 
grown at 110° C. using alternating exposures of trimethyl 
aluminum [ Al(CH3 ) 3 ] and H2 0 vapor at a deposition rate of 
approximately 0.1 nm per cycle. SiNx films (50 nm) were 
65 from Cambridge Nanotech Inc. Films were fabricated at 110° 
C. using alternating exposures of trimethyl aluminum [Al 
(CH3 ) 3 ] and H2 0 vapor at a deposition rate of approximately 
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µ=0.24±0.08 cm2/Vs, the threshold voltage V,h=-1.3±0.1 V, 
I0 )I0ff=l04 were measured in these bi-layer devices. OFETs 
(W/L=2550 µm/180 µm) using a CYTOP (40run)/Al2 0 3 (50 
run) gate dielectric and a plastic (PES) substrate was sub-
0.1 run per cycle. SiNx films (50 run) were deposited on 
fluoropolymer layers by plasma enhanced chemical vapor 
deposition (PECVD) at 110° C. For triple layer dielectrics, 
CYTOPfilms (20run) deposited on the top ofA12 0 3 andSiNx 
films and annealed at 100° C. for 20 min. Finally, Al (150 run) 
gate electrodes were deposited by thermal evaporation 
through a shadow mask. 
5 jected to 3600 s (1 h) of DC bias stress. FIG. 14A shows the 
temporal evolution of the Ins measured in the OPET normal-
ized to the initial value. The evolution of the CYTOP/Al2 0 3 
bi-layer in the plastic substrate OPET was similar to that of 
the glass substrate device, as can be seen by comparing FIG. 
FIGS. 24A and 24B show the transfer characteristic and 
output characteristics forthe CYTOP ( 45 run)/Al20 3 (50 run) 
bi-layer OPET. FIGS. 24C and 24D show the transfer char-
acteristic and output characteristics for the Hyflon ( 45 run)/ 
Al20 3 (50 run) bi-layer OPET. FIGS. 24E and 24F show the 
transfer characteristic and output characteristics for the 
Teflon(45 run)/Al2 0 3 (50run)bi-layerOFET. FIGS. 24Gand 
24H show the transfer characteristic and output characteris- 15 
tics for the CYTOP (20 run)/ Al2 0 3 (50 run)/CYTOP (20 run) 
tri-layer OPET. FIGS. 24I and 24J show the transfer charac-
teristic and output characteristics for the CYTOP ( 45 run)/ 
S,Nx (50 run) bi-layer OPET. FIGS. 24K and 24L show the 
transfer characteristic and output characteristics for the 20 
Hyflon ( 45 run)/S,NxC50 run) bi-layerOFET. FIGS. 24M and 
24N show the transfer characteristic and output characteris-
tics forthe Teflon( 45 run)/S,Nx (50run) bi-layer OPET. FIGS. 
240 and 24P show the transfer characteristic and output 
characteristics forthe CYTOP (20 run)/S,Nx (50 run)/CYTOP 25 
(20 run) tri-layer OPET. 
A summary of the performance of the tested OFETs is 
contained in the below table. 
Cin 
Dielectric W/L (nF/cm2 ) µ(cm2Ns) 
CYTOP (40 mm)/ 2550 µm/180 µm 35.2 0.98 ± 0.17 
Al2 0 3 (50 nm) (ave. 7) 
Hyflon (40 nm)/Al2 0 3 2550 µm/180 µm 39.1 0.70 ± 0.09 
(50nm) (ave. 7) 
Teflon (40 nm)/Al2 0 3 2550 µm/180 µm 34.7 0.67±0.16 
(50nm) (ave. 8) 
CYTOP (20 nm)/ 2550 µm/180 µm 34.6 0.69 ± 0.22 
Al2 0 3 (50 nm)/ (ave. 7) 
CYTOP (20 nm) 
CYTOP (40 nm)/SiNx 2550 µm/180 µm 32.2 0.044 ± 0.025 
(50nm) (ave. 8) 
Hyflon (40 nm)/SiNx 2550 µm/180 µm 31.1 0.009 ± 0.005 
(50nm) (ave. 7) 
Teflon (40 nm)/SiNx 2550 µm/180 µm 32.3 0.005 ± 0.001 
(50nm) (ave. 8) 
CYTOP (20 nm)/SiNx 2550 µm/180 µm 32.1 0.019 ± 0.008 
(50 nm)/CYTOP (20 nm) (ave. 8) 
10 llA withFIG.14A. FIGS.14B and 14C show the transfer and 
output characteristics of the plastic substrate OPET after 
being subjected to the DC bias stress. FIGS. 15A and 15B 
show the transfer and output characteristics of OFETs 
(W/L=2550 µm/180 µm) using a CYTOP (40run)/Al2 0 3 (50 
run) gate dielectric and a plastic (PES) substrate initially, after 
4 months in air, and after bending for 30 minutes (tensile 
stress). FIG. 15C shows the bending apparatus used to bend 
the plastic substrate OPET. FIG. 15D shows the voltage trans-
fer characteristics of the plastic substrate OPET (determined 
using a resistive-load inverter) initially, after 2 hours of DC 
bias stress, after 4 months in air, and after bending for 30 
minutes (tensile stress). 
FIGS. 25A and 25B show the drain current Ins with respect 
to gate voltage V Gs for the pentacene and InGaZnO FETs 
discussed in Example 11. FIG. 25C shows the temporal evo-
lution of the Ins measured in the pentacene and InGaZnO 
FETs, normalized to the initial value, under DC bias stress 
over 60 minutes. FIGS. 26A and 26B show the transfer char-
V,h(V) ]on/off 
-3.7 ± 0.6 3 x 104 
-3.7 ± 0.2 103 
-4.1 ± 0.5 3 x 103 
-3.4 ± 0.4 5 x 103 
-8.5 ± 0.4 104 
-8.2 ± 0.4 5 x 103 
-6.7 ± 0.5 103 
-8.2 ± 0.4 103 
It should be noted that field-effect mobility values for fluo-
ropolymer/SiNx bi-layer OFETs were 10-100 times lower 50 
than those for fluoropolymer/Al 20 3 bi-layer OFETs. 
acteristics and output characteristics of the pentacene FETs 
discussed in Example 11. FIGS. 27A and 27B show the 
transfer characteristics and output characteristics of the 
Results Yielded by Other Embodiments InGaZnO FETs discussed in Example 11. FIGS. 28A and 
28B show the voltage transfer characteristics and static gain 
of the inverter of FIG. 4G. 
FIGS. 29A and 29B show the transfer characteristics and 
output characteristics of a Polyera Activink N2200 based 
OFETwithaCYTOP/Al20 3 bi-layer(45runCYTOP; 50run 
Al2 0 3 ) and evaporated Au source/drain electrodes, as dis-
cussed in Example 12. FIGS. 30A and 30B show the transfer 
FIGS. 12A and 12B show the transfer and output charac-
teristics of amorphous InGaZnO FETs with the CYTOP ( 40 
run)/ Al2 0 3 (50 run) bi-layer after multiple scans of the trans- 55 
fer characteristic up to 1,000 cycles and after a constant DC 
bias stress for 18 hour (V Gs=V ns=7 V). Under continuous 
multiple scans or under a constant DC bias stress, the oxide 
FET shows no degradation of mobility but a slight change in 
the threshold voltage. 60 characteristics and output characteristics of a Polyera 
Activink N2200 based OFETwith a CYTOP/Al2 0 3 bi-layer 
(45 run CYTOP; 50 run Al2 0 3 ) and evaporated Ag source/ 
drain electrodes, as discussed in Example 13. FIGS. 31A and 
FIGS. 13A-13B show the transfer and output characteris-
tics, measured from pristine devices under a nitrogen atmo-
sphere, ofOFETs (W/L=2550 µm/180 µm) using a CYTOP 
( 40 run)/Al20 3 (50 run) gate dielectric and a plastic (PES) 
substrate, as discussed in Examiner 7. The OFETs showed no 65 
hysteresis and achieved a maximum value ofµ=0.34 cm2/Vs 
at a low voltage of 8 V. Average values of the mobility 
31B show the transfer characteristics and output characteris-
tics of a PolyeraActivinkN2200 based OFETwitha CYTOP/ 
Al2 0 3 bi-layer ( 45 run CYTOP; 50 runA12 0 3 ) and printed Ag 
source/drain electrodes, as discussed in Example 14. A sum-
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mary of the performance of the printed tested printed OFETs 
is contained in the table below. 
FIGS. 37 A and 37B show the results of an ambient expo-
sure study on the LEH-III-119a based OFETwitha CYTOP/ 
Cin 
compound W/L (nF/cm2) SID electrode µ(cm2Ns) VrH(V) Ion/off 
P(NDI20D-T2)- 2000 µml 34.8 evaporated Au 0.08 0.18 2 x 103 
Polyera N2200 180 µm 
2000 µml 34.8 evaporated Ag 0.11 0.22 8 x 103 
180 µm 
2000 µml 34.8 printed Ag 0.16 1.6 3 x 103 
180 µm 
FIGS. 32A and 32B show the transfer characteristics and 
output characteristics of an LEH-III-002a based OPET with a 15 contact source/drain electrodes. FIG. 37 A shows the transfer 
CYTOP/Al203 bi-layer (45 nm CYTOP; 50 nm Al203) and characteristics of this OPET initially, after 5 days, after 17 
Au bottom contact source/drain electrodes in n-channel 
operation. 
FIGS. 33A and 33B show the transfer characteristics and 
output characteristics of an LEH-III-002a based OPET with a 
CYTOP/Al20 3 bi-layer (45 nm CYTOP; 50 nmA120 3) and 
Au bottom contact source/drain electrodes in p-channel 
operation. 
days, and after annealing. FIG. 37B shows the mobility and 
threshold voltages of this OPET initially, after 5 days, and 
20 after 17 days. 
FIGS. 34A and 34B show the transfer characteristics and 
output characteristics of an LEH-III-085g based OPET with a 25 
CYTOP/Al20 3 bi-layer (45 nm CYTOP; 50 nmA120 3) and 
Al bottom contact source/drain electrodes. 
FIGS. 35A and 35B show the transfer characteristics and 
output characteristics of an LEH-III-085g:PaMS based 
OFETwithaCYTOP/Al20 3 bi-layer(45 nmCYTOP; 50nm 30 
Al20 3) and Ag bottom contact source/drain electrodes in 
re-channel operation. 
FIGS. 38A and 38B show the results of an ambient expo-
sure study on the LEH-III-119a:PaMS based OPET with a 
CYTOP/Al20 3 bi-layer (45 nm CYTOP; 50 nm Al20 3) and 
Au bottom contact source/drain electrodes. FIG. 38A shows 
the transfer characteristics of this OPET initially, after 5 days, 
after 17 days, and after annealing. FIG. 38B shows the mobil-
ity and threshold voltages of this OPET initially, after 5 days, 
and after 17 days. 
FIGS. 36A and 36B show the transfer characteristics and 
output characteristics of an LEH-III-085g:PaMS based 
FIGS. 39A and 39B show the transfer characteristics and 
output characteristics of a DRR-IV-209n based OPET with a 
CYTOP/Al20 3 bi-layer (45 nm CYTOP; 50 nmA120 3). 
LEH-III-002a and LEH-III-085 
SID C;n 
Batch Mode W/L electrode (nF/cm2) µ(cm2NS) VrH(V) 
LEH-III-002a Ambipolar 6050 µm/180 µm Au 34.8 1.1 (±0.3) 13.1 (±1.1) 
(SPT-11-23- (n-mode) (ave. 4 dev.) 
C2) Ambipolar 6050 µm/180 µm Au 34.8 5.7 (±3.3) x 10-3 -14.4 (±0.8) 
(p-mode) (ave. 4 dev.) 
LEH-III-085g Onlyn- 2550 µm/180 µm Al 34.8 0.16 (±0.02) 0.01 (±0.02) 
(SPT-11-45-a) channel (ave. 5 dev.) 
LEH-III- Ambipolar 6050 µm/180 µm Ag 34.8 0.72 (±0.05) 12.9 (±0.3) 
085g/PaMS (n-mode) (ave. 4 dev.) 
blend Ambipolar 6050 µm/180 µm Ag 34.8 6.3 (±1.0) x 10-3 -11.7 (±1.1) 
(SPT-11-75-d) (p-mode) (ave. 4 dev.) 
50 
OFETwithaCYTOP/Al20 3 bi-layer(45 nmCYTOP; 50nm 
Al20 3) and Ag bottom contact source/drain electrodes in 
p-channel operation. 
A summary of the performance of the LEH-III-002a, LEH-
III-085 g, LEH-III-119a, DRR-IV-209n based OFETs is 
shown in the tables below. 
LEH-III-119a ambient stability 
SID C;n µ 
Batch Ambient exposure W/L electrode (nF/cm2) (cm2Ns) VIH(V) 
LEH-III-119a Pristine 6050 µm/180 µm Au 34.8 0.79 14.3 
(SPT-11-57-i) 5 days in air 6050 µm/180 µm Au 34.8 0.67 15.1 
1 7 days in air 6050 µm/180 µm Au 34.8 0.43 17.1 
18 hrs vacuum 6050 µm/180 µm Au 34.8 0.51 17.0 
annealing at 
100° c. 
LEH-III- Pristine 6050 µm/180 µm Au 34.8 0.84 12.8 
119a/PaMS 5 days in air 6050 µm/180 µm Au 34.8 0.55 13.8 
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-continued 
LEH-III-119a ambient stability 
SID C;n µ 
Batch Ambient exposure W/L electrode (nF/cm2 ) (cm2Ns) V TH(V) 
blend (SPT-11- 17 days in air 
57-j) 18 hrs vacuum 
annealing at 
100° C. 
Cin 
W/L (nF/cm2) Solvent 
2550 µm/ 35.2 1,4-dioxane 
180 µm 
(ave. 9 
dev.) 
6050 µm/180 µm 
6050 µm/180 µm 
DRR-IV-209n 
SID 
electrode 
Au 
2550 µm/ 35.2 dichlorobenzene Au 
180 µm 
(ave. 6 
dev.) 
Au 
Au 
µ(cm2Ns) 
0.042 ± 0.03 
0.13 ±0.01 
34.8 
34.8 
VTH(V) 
3.4 ± 0.5 
4.9 ± 0.4 
In conclusion, the multilayer approach of the invention 
opens up the opportunity to develop environmentally and 
operationally stable OFETs for many applications. Examples 30 
of such applications include: drivers for information displays 
and medical imaging arrays, complementary circuits, adap-
tive solar cell arrays, radio-frequency identification (RFID) 
tags, and chemical or physical sensors among many others. In 
applications such as active matrix display backplanes, where 35 
a constant current supply is required, bias stress effects have 
a detrimental impact over the display performance. For such 
applications the embodiment of the invention will have sub-
stantial advantages over for instance, current amorphous sili-
con (a-Si) FET technologies which are very susceptible to 40 
bias stress effects. A particularly attractive application of the 
invention refers to backplane circuits of active matrix organic 
light emitting diode (AMOLED) displays for commercial 
use. This is because conventional AMOLED displays need 
more transistors to compensate variations of the threshold 45 
voltage and mobility due to the degradation of driving tran-
sistor to prevent non-uniformity of organic light-emitting 
diode. This invention will allow high integration density and 
excellent backplane stability to operate AMO LED displays. 
0.42 
0.65 
]on/off 
103 
104 
16.7 
14.9 
a second layer comprising Al20 3 , the second layer 
deposited by atomic layer deposition (ALD) to pro-
vide increased operational stability compared to other 
field-effect transistors; 
the first layer having a first dielectric constant and a first 
thickness; wherein interfacial charge trapping at the 
interface causes a first effect on a current between the 
drain and the source over time under a continuous bias 
stress; 
the second layer having a second dielectric constant and 
a second thickness, the second dielectric constant 
being higher than the first dielectric constant; wherein 
a change in the polarizability of the second layer over 
time under continuous bias stress causes a second 
effect on the current between the drain and the source; 
and 
wherein selection of the first and second thickness and 
the first and second dielectric constant are such that 
the first effect compensates at least partly the second 
effect which provides the increased operational sta-
bility, such that variation of the current between the 
source and the drain under the continuous bias stress 
for a period of one hour is less than 5 percent. 
While the principles of the invention have been set out 50 
above in connection with specific embodiments, it is to be 
clearly understood that this description is merely made by 
way of example and not as a limitation of the scope of pro-
tection which is determined by the appended claims. 
2. The field-effect transistor of claim 1, wherein the varia-
tion in the current between the source and the drain under the 
continuous bias stress for a period of two hours is less than 5 
55 percent. 
The invention claimed is: 
1. A field-effect transistor having operational stability 
comprising: 
a gate, a source and a drain; 
a semiconductor layer between the source and the drain; 
and 
a gate insulator between the gate and the semiconductor 
layer; 
wherein the gate insulator comprises: 
a first layer adjoining the semiconductor layer at an 
interface, the first layer comprising a fluoropolymer; 
and 
3. The field-effect transistor of claim 1, wherein the first 
layer is formed from an amorphous fluoropolymer having a 
glass transition temperature above 80 degrees Celcius and the 
fluoropolymer is selected from the group consisting of: a 
60 copolymer of 4,5-difluoro-2,2-bis(trifluoromethyl)-1,3-di-
oxole (PDD) and tetrafluoroethylene (TFE), or a copolymer 
of 2,2,4-trifluoro-5-trifluoromethoxy-l ,3-dioxole (TTD) and 
tetrafluoroethylene (TFE). 
4. The field-effect transistor of claim 3, wherein the second 
65 layer consists of Al20 3 . 
5. The field-effect transistor of claim 1, wherein the thick-
ness of the first layer is less than 200 nm. 
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6. The field-effect transistor of claim 1, wherein the thick-
ness of the second layer is less than 500 nm. 
7. The field-effect transistor of claim 1, wherein the thick-
ness of the first layer is less than 200 nm and the thickness of 
the second layer is less than 100 nm. 
8. A process for manufacturing a field-effect transistor 
having operational stability, the process comprising: 
providing a source, a drain, a gate, a semiconductor layer 
between the source and the drain, and a gate insulator 
between the gate and the semiconductor layer; 
wherein providing the gate insulator comprises: 
depositing a first layer comprising a fluoropolymer, 
wherein the first layer has a first dielectric constant 
and a first thickness, the first layer defining an inter-
face with the semiconductor layer; wherein the depos-
iting of the first layer is such that interfacial charge 
trapping at the interface causes a first effect on a 
current between the source and drain over time under 
a continuous bias stress; and 
depositing a second layer comprising Al20 3 , wherein 
the second layer is deposited by atomic layer deposi-
tion (ALD), the second layer having a second dielec-
tric constant and a second thickness, the second 
dielectric constant being higher than the first dielec-
tric constant; wherein a change in the polarizability of 
the second layer over time under continuous bias 
stress causes a second effect on the current between 
the drain and the source; and 
wherein selection of the first and second thickness and 
the first and second dielectric constant are such that 
the first effect compensates at least partly the second 
effect to thereby provide increased operational stabil-
ity compared to other field-effect transistors. 
34 
9. "!he field-effect transistor of claim 1, wherein the first 
layer 1s an amorphous fluoropolymer having a glass transition 
temperature above 80 degrees Celsius selected from the 
group consisting of: a copolymer of fluorinated 1,3-dioxole 
and tetrafluoroethylene (TFE), a copolymer of perfluorofuran 
(PFF) and tetrafluoroethylene (TFE), a homo- or copolymer 
of perfluoro( 4-vinyloxyl)-1-alkenes, and combinations 
thereof. 
10. The field-effect transistor of claim 1, wherein the sec-
10 ond layer further comprises an inorganic material selected 
from the group consisting ofSiNx, Ti02 , Hf02 , Ta2 0 5 , Si02 , 
Y2 0 3 , Zr02 , and combinations thereof. 
15 
20 
25 
30 
. 11. The field-effect transistor of claim 1, wherein the varia-
t10n of the current between the source and the drain normal-
ized to the initial current at the end of a direct cur;ent (DC) 
bias test for a period of one hour, is less than 0.03 per hour. 
12. The field-effecttransistorof claim 1, wherein the thick-
ness of the first layer is less than 50 nm and the thickness of 
the second layer is about 50 nm or less. 
13. The field-effecttransistorof claim 1, wherein the thick-
ness of the first layer is less than 100 nm. 
14. The process of claim 8, wherein the thickness of the 
first layer is less than 200 nm. 
15. The process of claim 8, wherein the thickness of the 
second layer is less than 500 nm. 
16. The process of claim 15, wherein the thickness of the 
first layer is less than 200 nm and the thickness of the second 
layer is less than 100 nm. 
17. The process of claim 8, wherein the second layer con-
sists of Al20y 
18. The process of claim 8, wherein the thickness of the 
first layer is less than 50 nm and the thickness of the second 
layer is about 50 nm or less. 
* * * * * 
